Home | History | Annotate | Download | only in mips

Lines Matching refs:result0

123 %def binopWide(preinstr="", result0="a0", result1="a1", chkzero="0", arg0="a0", arg1="a1", arg2="a2", arg3="a3", instr=""):
156 SET_VREG64_GOTO($result0, $result1, rOBJ, t0) # vAA/vAA+1 <- $result0/$result1
158 %def binopWide2addr(preinstr="", result0="a0", result1="a1", chkzero="0", arg0="a0", arg1="a1", arg2="a2", arg3="a3", instr=""):
187 SET_VREG64_GOTO($result0, $result1, rOBJ, t0) # vA/vA+1 <- $result0/$result1
189 %def unop(preinstr="", result0="a0", instr=""):
192 * specifies an instruction that performs "result0 = op a0".
206 SET_VREG_GOTO($result0, t0, t1) # vA <- result0
225 %def unopWide(preinstr="", result0="a0", result1="a1", instr=""):
228 * specifies an instruction that performs "result0/result1 = op a0/a1".
242 SET_VREG64_GOTO($result0, $result1, rOBJ, t0) # vA/vA+1 <- a0/a1
244 %def unopWider(preinstr="", result0="a0", result1="a1", instr=""):
247 * that specifies an instruction that performs "result0/result1 = op a0".
259 SET_VREG64_GOTO($result0, $result1, rOBJ, t0) # vA/vA+1 <- a0/a1
282 % binopWide(result0="v0", result1="v1", preinstr="addu v0, a2, a0", instr="addu a1, a3, a1; sltu v1, v0, a2; addu v1, v1, a1")
288 % binopWide2addr(result0="v0", result1="v1", preinstr="addu v0, a2, a0", instr="addu a1, a3, a1; sltu v1, v0, a2; addu v1, v1, a1")
373 % binopWide(result0="v0", result1="v1", instr="JAL(__divdi3)", chkzero="1")
376 % binopWide2addr(result0="v0", result1="v1", instr="JAL(__divdi3)", chkzero="1")
485 % unopWide(result0="v0", result1="v1", preinstr="negu v0, a0", instr="negu v1, a1; sltu a0, zero, v0; subu v1, v1, a0")
540 % binopWide(result0="v0", result1="v1", instr="JAL(__moddi3)", chkzero="1")
543 % binopWide2addr(result0="v0", result1="v1", instr="JAL(__moddi3)", chkzero="1")
708 % binopWide(result0="v0", result1="v1", preinstr="subu v0, a0, a2", instr="subu v1, a1, a3; sltu a0, a0, v0; subu v1, v1, a0")
714 % binopWide2addr(result0="v0", result1="v1", preinstr="subu v0, a0, a2", instr="subu v1, a1, a3; sltu a0, a0, v0; subu v1, v1, a0")