Lines Matching refs:R_QNC_SMBUS_HCLK
401 #define R_QNC_SMBUS_HCLK 0x02 // Host Clock Divider Register R/W
