Home | History | Annotate | Download | only in encoder

Lines Matching refs:i4_offset

125     S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
156 i4_offset = (i4_mv_x >> 2) + (i4_mv_y >> 2) * ps_prms->i4_ref_stride;
165 ps_prms->pu1_final_out += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
173 pu1_src1 += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
177 pu1_src2 += ps_inp_cfg->i1_buf_xoff2 + i4_offset;
289 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
296 i4_offset = (i4_mv_x >> 2) + (i4_mvyp1 >> 2) * i4_ref_stride;
302 ppu1_final[3] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
310 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
317 i4_offset = (i4_mv_x >> 2) + (i4_mvym1 >> 2) * i4_ref_stride;
323 ppu1_final[1] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
362 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
371 i4_offset = (i4_mv_x >> 2) + (i4_mvyp1 >> 2) * i4_ref_stride;
377 ppu1_final[3] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
383 i4_offset = (i4_mv_x >> 2) + (i4_mvym1 >> 2) * i4_ref_stride;
389 ppu1_final[1] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
418 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
425 i4_offset = (i4_mvxp1 >> 2) + (i4_mv_y >> 2) * i4_ref_stride;
431 ppu1_final[2] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
439 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
446 i4_offset = (i4_mvxm1 >> 2) + (i4_mv_y >> 2) * i4_ref_stride;
452 ppu1_final[0] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
491 S32 i4_mv_x_frac, i4_mv_y_frac, i4_offset;
500 i4_offset = (i4_mvxp1 >> 2) + (i4_mv_y >> 2) * i4_ref_stride;
506 ppu1_final[2] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
512 i4_offset = (i4_mvxm1 >> 2) + (i4_mv_y >> 2) * i4_ref_stride;
518 ppu1_final[0] += ps_inp_cfg->i1_buf_xoff1 + i4_offset;
2301 S32 i4_offset, i4_grid_mask;
2389 i4_offset = x_off + (y_off * i4_ref_stride);
2392 apu1_hpel_ref[0] = ps_curr_layer->ppu1_list_rec_fxfy[i1_ref_idx] + i4_offset;
2393 apu1_hpel_ref[1] = ps_curr_layer->ppu1_list_rec_hxfy[i1_ref_idx] + i4_offset;
2394 apu1_hpel_ref[2] = ps_curr_layer->ppu1_list_rec_fxhy[i1_ref_idx] + i4_offset;
2395 apu1_hpel_ref[3] = ps_curr_layer->ppu1_list_rec_hxhy[i1_ref_idx] + i4_offset;
2920 S32 i4_offset, i4_grid_mask;
3011 i4_offset = x_off + (y_off * i4_ref_stride);
3014 apu1_hpel_ref[0] = ps_curr_layer->ppu1_list_rec_fxfy[i1_ref_idx] + i4_offset;
3015 apu1_hpel_ref[1] = ps_curr_layer->ppu1_list_rec_hxfy[i1_ref_idx] + i4_offset;
3016 apu1_hpel_ref[2] = ps_curr_layer->ppu1_list_rec_fxhy[i1_ref_idx] + i4_offset;
3017 apu1_hpel_ref[3] = ps_curr_layer->ppu1_list_rec_hxhy[i1_ref_idx] + i4_offset;