Home | History | Annotate | Download | only in AArch64

Lines Matching refs:Op1Reg

218                       unsigned Op1Reg, bool Op1IsKill);
222 unsigned Op1Reg, bool Op1IsKill);
226 unsigned Op1Reg, bool Op1IsKill);
3909 unsigned Op1Reg, bool Op1IsKill) {
3924 Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
3927 unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4015 unsigned Op1Reg, bool Op1IsKill) {
4031 Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
4034 unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4136 unsigned Op1Reg, bool Op1IsKill) {
4152 Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
4155 unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4642 unsigned Op1Reg = getRegForValue(I->getOperand(1));
4643 if (!Op1Reg)
4651 ResultReg = emitLSL_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);
4654 ResultReg = emitASR_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);
4657 ResultReg = emitLSR_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);