Home | History | Annotate | Download | only in AArch64

Lines Matching defs:Test

1473   // the "flags to test" afterwards.
3675 SDValue Test = LHS.getOperand(0);
3677 return DAG.getNode(AArch64ISD::TBZ, dl, MVT::Other, Chain, Test,
3691 SDValue Test = LHS.getOperand(0);
3693 return DAG.getNode(AArch64ISD::TBNZ, dl, MVT::Other, Chain, Test,
3701 // (a.k.a. TST) and the test in the test bit and branch instruction
3711 // (a.k.a. TST) and the test in the test bit and branch instruction
5603 // Test if V1 is a BUILD_VECTOR and the lane being referenced is a non-
9431 // in a test harness that confirmed they gave equivalent outputs to the above
9644 // Optimize some simple tbz/tbnz cases. Returns the new operand and bit to test
9645 // as well as whether the test should be inverted. This code is required to
9655 // already been taken care of (e.g. and of 0, test of undefined shifted bits,
9714 // Optimize test single bit zero/non-zero and branch.