Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:SETCC

111   setOperationAction(ISD::SETCC, MVT::i1, Promote);
112 setOperationAction(ISD::SETCC, MVT::v2i1, Expand);
113 setOperationAction(ISD::SETCC, MVT::v4i1, Expand);
229 setTargetDAGCombine(ISD::SETCC);
541 // create setcc with i1 operands. We don't have instructions for i1 setcc.
542 if (VT == MVT::i1 && Op == ISD::SETCC)
1368 SDNode *SetCC = nullptr;
1370 if (Intr->getOpcode() == ISD::SETCC) {
1372 SetCC = Intr;
1373 Intr = SetCC->getOperand(0).getNode();
1386 assert(!SetCC ||
1387 (SetCC->getConstantOperandVal(1) == 1 &&
1388 cast<CondCodeSDNode>(SetCC->getOperand(2).getNode())->get() ==
2532 if (LHS.getOpcode() == ISD::SETCC &&
2533 RHS.getOpcode() == ISD::SETCC) {
2866 case ISD::SETCC: