Home | History | Annotate | Download | only in ARM

Lines Matching defs:DefAlign

3187                                   unsigned DefIdx, unsigned DefAlign) const {
3214     if ((isSLoad && (RegNo % 2)) || DefAlign < 8)
3228                                  unsigned DefIdx, unsigned DefAlign) const {
3247     if ((RegNo % 2) || DefAlign < 8)
3331                                     unsigned DefIdx, unsigned DefAlign,
3356     DefCycle = getVLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign);
3377     DefCycle = getLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign);
3497                             const MCInstrDesc &DefMCID, unsigned DefAlign) {
3557   if (DefAlign < 8 && Subtarget.checkVLDnAccessAlignment()) {
3743   unsigned DefAlign = DefMI.hasOneMemOperand()
3751   int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign, UseMCID,
3761   Adj += adjustDefLatency(Subtarget, DefMI, DefMCID, DefAlign);
3793   unsigned DefAlign = !DefMN->memoperands_empty()
3798   int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign,
3859   if (DefAlign < 8 && Subtarget.checkVLDnAccessAlignment())
4044   unsigned DefAlign =
4046   int Adj = adjustDefLatency(Subtarget, MI, MCID, DefAlign);