Home | History | Annotate | Download | only in Disassembler

Lines Matching refs:opc1

5274   unsigned opc1 = fieldFromInstruction(Val, 4, 4);
5292   // MRRC2 needs to be [Rt, Rt2, cop, opc1, CRm]
5293   // and MCRR2 operand order is [cop, opc1, Rt, Rt2, CRm]
5302   Inst.addOperand(MCOperand::createImm(opc1));