Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:W1

297       uint16_t W1 = getRegBitWidth(Reg[1]);
298 assert(W0 == 64 && W1 == 32);
299 RegisterCell CW = RegisterCell(W0).insert(rc(1), BT::BitMask(0, W1-1));
300 RegisterCell RC = eADD(eSXT(CW, W1), rc(2));
626 uint16_t W1 = getRegBitWidth(Reg[1]);
630 RegisterCell RZ = RegisterCell(W0).fill(BX, W1, Zero)
631 .fill(W1+(W1-BX), W0, Zero);
632 RegisterCell BF1 = eXTR(rc(1), 0, BX), BF2 = eXTR(rc(1), BX, W1);
633 RegisterCell RC = eINS(eINS(RZ, BF1, 0), BF2, W1);
754 uint16_t W1 = getRegBitWidth(Reg[1]);
755 assert(W0 == 64 && W1 == 32);
756 RegisterCell RC = eSXT(rc(1).cat(eIMM(0, W1)), W1);
775 uint16_t W1 = getRegBitWidth(Reg[1]);
777 BT::BitValue TV = R1[W1-1];