Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:VecRC

752   const TargetRegisterClass *VecRC = HII->getRegClass(MCID, 0, HRI, MF);
753 if (DisableVecDblNVStores && VecRC == &Hexagon::VecDblRegsRegClass)