Home | History | Annotate | Download | only in X86

Lines Matching refs:OpEntry

1856   const DivRemEntry::DivRemResult &OpEntry = TypeEntry.ResultTable[OpIndex];
1866           TII.get(OpEntry.OpCopy), TypeEntry.LowInReg).addReg(Op0Reg);
1868   if (OpEntry.OpSignExtend) {
1869     if (OpEntry.IsOpSigned)
1871               TII.get(OpEntry.OpSignExtend));
1897           TII.get(OpEntry.OpDivRem)).addReg(Op1Reg);
1909       OpEntry.DivRemResultReg == X86::AH && Subtarget->is64Bit()) {
1927         .addReg(OpEntry.DivRemResultReg);