Home | History | Annotate | Download | only in radeonsi

Lines Matching refs:dst_level

120 			     unsigned dst_level,
136 unsigned dst_mode = rdst->surface.u.legacy.level[dst_level].mode;
140 unsigned linear_lvl = detile ? dst_level : src_level;
141 unsigned tiled_lvl = detile ? src_level : dst_level;
220 unsigned dst_level,
261 !si_prepare_for_dma_blit(&sctx->b, rdst, dst_level, dstx, dsty,
271 dst_pitch = rdst->surface.u.legacy.level[dst_level].nblk_x * rdst->surface.bpe;
274 dst_w = u_minify(rdst->resource.b.b.width0, dst_level);
276 dst_mode = rdst->surface.u.legacy.level[dst_level].mode;
282 src_box->height != u_minify(rdst->resource.b.b.height0, dst_level) ||
284 rdst->surface.u.legacy.level[dst_level].nblk_y) {
306 dst_offset = rdst->surface.u.legacy.level[dst_level].offset;
307 dst_offset += (uint64_t)rdst->surface.u.legacy.level[dst_level].slice_size_dw * 4 * dst_z;
312 si_dma_copy_tile(sctx, dst, dst_level, dst_x, dst_y, dst_z,
320 si_resource_copy_region(ctx, dst, dst_level, dstx, dsty, dstz,