Home | History | Annotate | Download | only in ARM

Lines Matching defs:Cnt

7492 static bool getVShiftImm(SDValue Op, unsigned ElementBits, int64_t &Cnt) {
7504 Cnt = SplatBits.getSExtValue();
7512 static bool isVShiftLImm(SDValue Op, EVT VT, bool isLong, int64_t &Cnt) {
7515 if (! getVShiftImm(Op, ElementBits, Cnt))
7517 return (Cnt >= 0 && (isLong ? Cnt-1 : Cnt) < ElementBits);
7527 int64_t &Cnt) {
7530 if (! getVShiftImm(Op, ElementBits, Cnt))
7533 Cnt = -Cnt;
7534 return (Cnt >= 1 && Cnt <= (isNarrow ? ElementBits/2 : ElementBits));
7568 int64_t Cnt;
7574 if (isVShiftLImm(N->getOperand(2), VT, false, Cnt)) {
7578 if (isVShiftRImm(N->getOperand(2), VT, false, true, Cnt)) {
7587 if (isVShiftLImm(N->getOperand(2), VT, true, Cnt))
7593 if (isVShiftRImm(N->getOperand(2), VT, false, true, Cnt))
7599 if (isVShiftLImm(N->getOperand(2), VT, false, Cnt))
7604 if (isVShiftLImm(N->getOperand(2), VT, false, Cnt))
7617 if (isVShiftRImm(N->getOperand(2), VT, true, true, Cnt))
7633 if (Cnt == VT.getVectorElementType().getSizeInBits())
7668 N->getOperand(1), DAG.getConstant(Cnt, MVT::i32));
7673 int64_t Cnt;
7676 if (isVShiftLImm(N->getOperand(3), VT, false, Cnt))
7678 else if (isVShiftRImm(N->getOperand(3), VT, false, true, Cnt))
7686 DAG.getConstant(Cnt, MVT::i32));
7713 int64_t Cnt;
7719 if (isVShiftLImm(N->getOperand(1), VT, false, Cnt))
7721 DAG.getConstant(Cnt, MVT::i32));
7726 if (isVShiftRImm(N->getOperand(1), VT, false, false, Cnt)) {
7730 DAG.getConstant(Cnt, MVT::i32));