Home | History | Annotate | Download | only in CodeGen

Lines Matching defs:RegIdx

113   void PutInWorklist(unsigned RegIdx) {
114     if (WorklistMembers.test(RegIdx))
116     WorklistMembers.set(RegIdx);
117     Worklist.push_back(RegIdx);
364     unsigned RegIdx = TargetRegisterInfo::virtReg2Index(Reg);
365     DefinedByCopy.set(RegIdx);
366     PutInWorklist(RegIdx);
497   for (unsigned RegIdx = 0; RegIdx < NumVirtRegs; ++RegIdx) {
498     unsigned Reg = TargetRegisterInfo::index2VirtReg(RegIdx);
501     VRegInfo &Info = VRegInfos[RegIdx];
508     unsigned RegIdx = Worklist.front();
510     WorklistMembers.reset(RegIdx);
511     VRegInfo &Info = VRegInfos[RegIdx];
512     unsigned Reg = TargetRegisterInfo::index2VirtReg(RegIdx);
523   LLVM_DEBUG(dbgs() << "Defined/Used lanes:\n"; for (unsigned RegIdx = 0;
524                                                      RegIdx < NumVirtRegs;
525                                                      ++RegIdx) {
526     unsigned Reg = TargetRegisterInfo::index2VirtReg(RegIdx);
527     const VRegInfo &Info = VRegInfos[RegIdx];
543         unsigned RegIdx = TargetRegisterInfo::virtReg2Index(Reg);
544         const VRegInfo &RegInfo = VRegInfos[RegIdx];