Home | History | Annotate | Download | only in AArch64

Lines Matching refs:Op1Reg

264                       unsigned Op1Reg, bool Op1IsKill);
268                       unsigned Op1Reg, bool Op1IsKill);
272                       unsigned Op1Reg, bool Op1IsKill);
3995                                      unsigned Op1Reg, bool Op1IsKill) {
4010     Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
4013   unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4101                                      unsigned Op1Reg, bool Op1IsKill) {
4117     Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
4120   unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4222                                      unsigned Op1Reg, bool Op1IsKill) {
4238     Op1Reg = emitAnd_ri(MVT::i32, Op1Reg, Op1IsKill, Mask);
4241   unsigned ResultReg = fastEmitInst_rr(Opc, RC, Op0Reg, Op0IsKill, Op1Reg,
4728   unsigned Op1Reg = getRegForValue(I->getOperand(1));
4729   if (!Op1Reg)
4737     ResultReg = emitLSL_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);
4740     ResultReg = emitASR_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);
4743     ResultReg = emitLSR_rr(RetVT, Op0Reg, Op0IsKill, Op1Reg, Op1IsKill);