Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:VecRC

3050   const TargetRegisterClass *VecRC = MRI.getRegClass(SrcReg);
3054     = computeIndirectRegAndOffset(TRI, VecRC, SrcReg, Offset);
3112                                  const TargetRegisterClass *VecRC) {
3113   switch (TRI.getRegSizeInBits(*VecRC)) {
3142   const TargetRegisterClass *VecRC = MRI.getRegClass(SrcVec->getReg());
3148   std::tie(SubReg, Offset) = computeIndirectRegAndOffset(TRI, VecRC,
3182       const MCInstrDesc &MovRelDesc = TII->get(getMOVRELDPseudo(TRI, VecRC));
3200   unsigned PhiReg = MRI.createVirtualRegister(VecRC);
3215     const MCInstrDesc &MovRelDesc = TII->get(getMOVRELDPseudo(TRI, VecRC));