Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:Load0

150 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1,
153 if (!Load0->isMachineOpcode() || !Load1->isMachineOpcode())
156 unsigned Opc0 = Load0->getMachineOpcode();
166 if (getNumOperandsNoGlue(Load0) != getNumOperandsNoGlue(Load1))
170 if (Load0->getOperand(1) != Load1->getOperand(1))
174 if (findChainOperand(Load0) != findChainOperand(Load1))
184 Offset0 = cast<ConstantSDNode>(Load0->getOperand(2))->getZExtValue();
195 assert(getNumOperandsNoGlue(Load0) == getNumOperandsNoGlue(Load1));
198 if (Load0->getOperand(0) != Load1->getOperand(0))
202 dyn_cast<ConstantSDNode>(Load0->getOperand(1));
210 if (findChainOperand(Load0) != findChainOperand(Load1))
222 if (!nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::soffset) ||
223 findChainOperand(Load0) != findChainOperand(Load1) ||
224 !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::vaddr) ||
225 !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::srsrc))
240 SDValue Off0 = Load0->getOperand(OffIdx0);
466 bool SIInstrInfo::shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1,