Lines Matching refs:VecRC
872 const TargetRegisterClass *VecRC = HII->getRegClass(MCID, 0, HRI, MF);873 if (DisableVecDblNVStores && VecRC == &Hexagon::HvxWRRegClass)
