Home | History | Annotate | Download | only in rockchip

Lines Matching refs:phy_timing

52 	struct rk3288_sdram_phy_timing phy_timing;
266 		if (sdram_params->phy_timing.mr[1] & DDR3_DLL_DISABLE) {
300 	copy_to_reg(&publ->dtpr[0], &sdram_params->phy_timing.dtpr0,
301 		    sizeof(sdram_params->phy_timing));
840 					sdram_params->phy_timing.mr[1]);
843 					sdram_params->phy_timing.mr[2]);
846 					sdram_params->phy_timing.mr[3]);
985 				 (u32 *)&params->phy_timing,
986 				 sizeof(params->phy_timing) / sizeof(u32));
1021 	memcpy(&plat->phy_timing, of_plat->rockchip_phy_timing,
1022 	       sizeof(plat->phy_timing));