Lines Matching refs:divd
1487 __ divd(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1));1516 ASSEMBLE_MODULO(divd, mulld);