Home | History | Annotate | Download | only in mips64

Lines Matching refs:lw

278     LW | (fp.code() << kRsShift) | (0 & kImm16Mask);  // NOLINT
284 LW | (fp.code() << kRsShift) | (kNegOffset & kImm16Mask); // NOLINT
288 // A mask for the Rt register for push, pop, lw, sw instructions.
687 return (static_cast<uint32_t>(instr & kOpcodeMask) == LW);
700 // We actually create a new lw instruction based on the original one.
701 Instr temp_instr = LW | (instr & kRsFieldMask) | (instr & kRtFieldMask)
2311 // lw reg_lo, offset_low(at)
2312 // [lw reg_hi, (offset_low+4)(at)] // If misaligned 64-bit load.
2316 // lw reg_lo, (offset_low-8)(at)
2317 // lw reg_hi, (offset_low-4)(at)
2402 void Assembler::lw(Register rd, const MemOperand& rs) {
2403 GenInstrImmediate(LW, rs.rm(), rd, rs.offset_);