HomeSort by relevance Sort by last modified time
    Searched defs:PGSHIFT (Results 1 - 4 of 4) sorted by null

  /device/linaro/bootloader/edk2/StdLib/Include/Ia32/machine/
param.h 70 #define PGSHIFT 12 /* LOG2(NBPG) */
71 #define NBPG (1 << PGSHIFT) /* bytes/page */
145 #define x86_btop(x) ((EFI_ULONG_T)(x) >> PGSHIFT)
146 #define x86_ptob(x) ((EFI_ULONG_T)(x) << PGSHIFT)
  /device/linaro/bootloader/edk2/StdLib/Include/Ipf/machine/
param.h 100 #define PGSHIFT 14 /* LOG2(NBPG) */
101 #define NBPG (1 << PGSHIFT) /* bytes/page */
140 #define ia64_btop(x) ((EFI_ULONG_T)(x) >> PGSHIFT)
141 #define ia64_ptob(x) ((EFI_ULONG_T)(x) << PGSHIFT)
  /device/linaro/bootloader/edk2/StdLib/Include/X64/machine/
param.h 42 #define PGSHIFT 12 /* LOG2(NBPG) */
43 #define NBPG (1 << PGSHIFT) /* bytes/page */
96 #define x86_btop(x) ((EFI_ULONG_T)(x) >> PGSHIFT)
97 #define x86_ptob(x) ((EFI_ULONG_T)(x) << PGSHIFT)
  /device/linaro/bootloader/arm-trusted-firmware/plat/nvidia/tegra/include/drivers/
smmu.h 600 #define PGSHIFT 16U
650 .reg = TEGRA_SMMU0_BASE + (1U << PGSHIFT) + SMMU_GNSR1_CBAR ## n, \
656 .reg = TEGRA_SMMU0_BASE + (1U << PGSHIFT) + SMMU_GNSR1_CBA2R ## n, \
662 .reg = TEGRA_SMMU0_BASE + (CB_SIZE >> 1) + (n * (1 << PGSHIFT)) \

Completed in 200 milliseconds