HomeSort by relevance Sort by last modified time
    Searched defs:cwl (Results 1 - 9 of 9) sorted by null

  /external/u-boot/drivers/ddr/marvell/a38x/
mv_ddr_topology.c 25 unsigned int cwl; local
28 cwl = 9;
30 cwl = 10;
32 cwl = 11;
34 cwl = 12;
36 cwl = 0;
38 return cwl;
106 /* update cas write latency (cwl) */
  /external/u-boot/arch/arm/mach-keystone/
ddr3_spd.c 122 u32 cwl; member in struct:ddr3_sodimm
253 spd->cwl = 0;
255 spd->cwl = 1;
257 spd->cwl = 2;
259 spd->cwl = 3;
261 spd->cwl = 4;
263 spd->cwl = 5;
356 (spd->cwl & 7) << 3 | (spd->pasr & 7);
370 (DYN_ODT & 3) << 22 | (spd->cwl & 0x7) << 14 |
  /external/u-boot/arch/x86/cpu/quark/
smc.c 262 uint8_t cwl; local
267 cwl = 5 + mrc_params->ddr_speed;
430 ((cwl - 2) << 0), 0x003f1f1f);
436 ((cwl - 2) << 0), 0x003f1f1f);
    [all...]
  /device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/dram/
dfs.c 220 uint32_t cwl; member in struct:lat_adj_pair
281 static uint32_t get_wrlat_adj(uint32_t dram_type, uint32_t cwl)
299 if (cwl == p[i].cwl)
528 (pdram_timing->cwl << 24));
650 (get_wrlat_adj(timing_config->dram_type, pdram_timing->cwl)
680 tmp = pdram_timing->cl - pdram_timing->cwl;
780 (pdram_timing->cwl << 16));
899 pdram_timing->cwl) << 8) |
930 tmp = pdram_timing->cl - pdram_timing->cwl;
    [all...]
dram_spec_timing.h 168 uint32_t cwl; member in struct:dram_timing_t
  /external/u-boot/drivers/ddr/marvell/axp/
ddr3_spd.c 576 u32 reg, tmp, cwl; local
    [all...]
ddr3_hw_training.h 268 u32 cwl; member in struct:dram_info
  /external/u-boot/drivers/ddr/fsl/
ctrl_regs.c 75 * CWL = 9 for <= 1600MT/s
86 unsigned int cwl; local
89 cwl = 9;
91 cwl = 10;
93 cwl = 11;
95 cwl = 12;
97 cwl = 14;
99 cwl = 16;
101 cwl = 18;
103 return cwl;
120 unsigned int cwl; local
986 unsigned int cwl = compute_cas_write_latency(ctrl_num) - 9; local
1074 unsigned int cwl = compute_cas_write_latency(ctrl_num) - 5; local
    [all...]
  /device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Include/Library/
HwMemInitLib.h 230 UINT8 cwl; //tWL? member in struct:_DDR_Channel
375 UINT8 cwl; member in struct:_GBL_DATA
    [all...]

Completed in 378 milliseconds