/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/SVE/ |
frsqrts.s | 10 frsqrts z0.h, z1.h, z31.h label 11 // CHECK-INST: frsqrts z0.h, z1.h, z31.h 16 frsqrts z0.s, z1.s, z31.s label 17 // CHECK-INST: frsqrts z0.s, z1.s, z31.s 22 frsqrts z0.d, z1.d, z31.d label 23 // CHECK-INST: frsqrts z0.d, z1.d, z31.d
|
frsqrts-diagnostics.s | 7 frsqrts z0.b, z1.b, z2.b label 9 // CHECK-NEXT: frsqrts z0.b, z1.b, z2.b 12 frsqrts z0.h, z1.s, z2.s label 14 // CHECK-NEXT: frsqrts z0.h, z1.s, z2.s 22 frsqrts z0.d, z1.d, z31.d label 24 // CHECK-NEXT: frsqrts z0.d, z1.d, z31.d 28 frsqrts z0.d, z1.d, z31.d label 30 // CHECK-NEXT: frsqrts z0.d, z1.d, z31.d
|
/external/v8/src/arm64/ |
simulator-logic-arm64.cc | 3331 LogicVRegister Simulator::frsqrts(VectorFormat vform, LogicVRegister dst, function in class:v8::internal::Simulator 3344 LogicVRegister Simulator::frsqrts(VectorFormat vform, LogicVRegister dst, function in class:v8::internal::Simulator [all...] |
/external/vixl/src/aarch64/ |
logic-aarch64.cc | 4230 LogicVRegister Simulator::frsqrts(VectorFormat vform, function in class:vixl::aarch64::Simulator 4245 LogicVRegister Simulator::frsqrts(VectorFormat vform, function in class:vixl::aarch64::Simulator [all...] |