HomeSort by relevance Sort by last modified time
    Searched refs:CLK_DIV_DISP1_0_VAL (Results 1 - 2 of 2) sorted by null

  /external/u-boot/arch/arm/mach-exynos/
exynos5_setup.h 694 #define CLK_DIV_DISP1_0_VAL NOT_AVAILABLE
879 #define CLK_DIV_DISP1_0_VAL 0x01050211
clock_init_exynos5.c 933 writel(CLK_DIV_DISP1_0_VAL, &clk->div_disp10);

Completed in 300 milliseconds