HomeSort by relevance Sort by last modified time
    Searched refs:CLK_DIV_FSYS0_VAL (Results 1 - 2 of 2) sorted by null

  /external/u-boot/arch/arm/mach-exynos/
exynos5_setup.h 488 #define CLK_DIV_FSYS0_VAL 0x0BB00000
756 #define CLK_DIV_FSYS0_VAL 0x0
clock_init_exynos5.c 745 writel(CLK_DIV_FSYS0_VAL, &clk->div_fsys0);
941 writel(CLK_DIV_FSYS0_VAL, &clk->div_fsys0);

Completed in 451 milliseconds