HomeSort by relevance Sort by last modified time
    Searched refs:CLK_DIV_ISP1_VAL (Results 1 - 2 of 2) sorted by null

  /external/u-boot/arch/arm/mach-exynos/
exynos5_setup.h 484 #define CLK_DIV_ISP1_VAL 0x0
751 #define CLK_DIV_ISP1_VAL 0xbb110202
clock_init_exynos5.c 769 writel(CLK_DIV_ISP1_VAL, &clk->div_isp1);
947 writel(CLK_DIV_ISP1_VAL, &clk->div_isp1);

Completed in 55 milliseconds