HomeSort by relevance Sort by last modified time
    Searched refs:CONFIG_SYS_DDR_MODE_CONTROL (Results 1 - 13 of 13) sorted by null

  /external/u-boot/board/freescale/corenet_ds/
p4080ds_ddr.c 68 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
95 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
127 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
159 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
191 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
223 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
255 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
287 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
319 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/board/freescale/p1_twr/
ddr.c 38 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/board/freescale/bsc9132qds/
ddr.c 29 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
56 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/board/Arcturus/ucp1020/
ddr.c 98 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/board/freescale/p1010rdb/
ddr.c 32 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
59 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/board/freescale/bsc9131rdb/
ddr.c 30 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
  /external/u-boot/include/configs/
BSC9131RDB.h 91 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
UCP1020.h 163 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
p1_twr.h 91 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
BSC9132QDS.h 134 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
P1010RDB.h 231 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
p1_p2_rdb_pc.h 305 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
  /external/u-boot/board/freescale/p1_p2_rdb_pc/
ddr.c 230 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,

Completed in 152 milliseconds