HomeSort by relevance Sort by last modified time
    Searched refs:CONFIG_SYS_DDR_TIMING_2_1333 (Results 1 - 3 of 3) sorted by null

  /external/u-boot/board/freescale/bsc9132qds/
ddr.c 51 .timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2_1333,
spl_minimal.c 51 __raw_writel(CONFIG_SYS_DDR_TIMING_2_1333, &ddr->timing_cfg_2);
  /external/u-boot/include/configs/
BSC9132QDS.h 164 #define CONFIG_SYS_DDR_TIMING_2_1333 0x0FB8B114

Completed in 63 milliseconds