HomeSort by relevance Sort by last modified time
    Searched refs:CONFIG_SYS_DDR_TIMING_4_1333 (Results 1 - 2 of 2) sorted by null

  /external/u-boot/board/freescale/bsc9132qds/
spl_minimal.c 58 __raw_writel(CONFIG_SYS_DDR_TIMING_4_1333, &ddr->timing_cfg_4);
  /external/u-boot/include/configs/
BSC9132QDS.h 148 #define CONFIG_SYS_DDR_TIMING_4_1333 0x00000001
184 #define CONFIG_SYS_DDR_TIMING_4 CONFIG_SYS_DDR_TIMING_4_1333

Completed in 52 milliseconds