HomeSort by relevance Sort by last modified time
    Searched refs:ESUB_AXI_DIV_DEBUG_ADDR (Results 1 - 2 of 2) sorted by null

  /external/u-boot/arch/arm/cpu/armv7/bcm235xx/
clk-eth.c 32 #define ESUB_AXI_DIV_DEBUG_ADDR (ESUB_CLK_BASE_ADDR + 0x00000E04)
107 writel((readl(ESUB_AXI_DIV_DEBUG_ADDR) &
113 ESUB_AXI_DIV_DEBUG_ADDR);
115 writel(readl(ESUB_AXI_DIV_DEBUG_ADDR) |
117 ESUB_AXI_DIV_DEBUG_ADDR);
124 if (!(readl(ESUB_AXI_DIV_DEBUG_ADDR) &
  /external/u-boot/arch/arm/cpu/armv7/bcm281xx/
clk-eth.c 32 #define ESUB_AXI_DIV_DEBUG_ADDR (ESUB_CLK_BASE_ADDR + 0x00000E04)
107 writel((readl(ESUB_AXI_DIV_DEBUG_ADDR) &
113 ESUB_AXI_DIV_DEBUG_ADDR);
115 writel(readl(ESUB_AXI_DIV_DEBUG_ADDR) |
117 ESUB_AXI_DIV_DEBUG_ADDR);
124 if (!(readl(ESUB_AXI_DIV_DEBUG_ADDR) &

Completed in 52 milliseconds