HomeSort by relevance Sort by last modified time
    Searched refs:PE1 (Results 1 - 8 of 8) sorted by null

  /external/clang/include/clang/Analysis/Analyses/
ThreadSafetyCommon.h 60 const auto *PE1 = dyn_cast_or_null<til::Project>(E1);
61 if (!PE1)
66 return PE1->clangDecl() == PE2->clangDecl();
  /external/u-boot/arch/arm/mach-tegra/tegra124/
pinmux.c 276 PIN(PEX_L1_RST_N_PDD5, PE1, RSVD2, RSVD3, RSVD4),
277 PIN(PEX_L1_CLKREQ_N_PDD6, PE1, RSVD2, RSVD3, RSVD4),
  /external/u-boot/arch/arm/mach-tegra/tegra210/
pinmux.c 44 PIN(PEX_L1_RST_N_PA3, PE1, RSVD1, RSVD2, RSVD3),
45 PIN(PEX_L1_CLKREQ_N_PA4, PE1, RSVD1, RSVD2, RSVD3),
  /external/u-boot/board/cei/cei-tk1-som/
pinmux-config-cei-tk1-som.h 255 PINCFG(PEX_L1_RST_N_PDD5, PE1, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
256 PINCFG(PEX_L1_CLKREQ_N_PDD6, PE1, NORMAL, TRISTATE, INPUT, DEFAULT, DEFAULT),
  /external/u-boot/board/nvidia/e2220-1170/
pinmux-config-e2220-1170.h 101 PINCFG(PEX_L1_RST_N_PA3, PE1, NORMAL, NORMAL, OUTPUT, DISABLE, NORMAL),
102 PINCFG(PEX_L1_CLKREQ_N_PA4, PE1, UP, NORMAL, INPUT, DISABLE, NORMAL),
  /external/u-boot/board/nvidia/jetson-tk1/
pinmux-config-jetson-tk1.h 263 PINCFG(PEX_L1_RST_N_PDD5, PE1, NORMAL, NORMAL, OUTPUT, DEFAULT, DEFAULT),
264 PINCFG(PEX_L1_CLKREQ_N_PDD6, PE1, NORMAL, TRISTATE, INPUT, DEFAULT, DEFAULT),
  /external/u-boot/board/nvidia/p2371-0000/
pinmux-config-p2371-0000.h 92 PINCFG(PEX_L1_RST_N_PA3, PE1, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
93 PINCFG(PEX_L1_CLKREQ_N_PA4, PE1, NORMAL, NORMAL, INPUT, DISABLE, HIGH),
  /external/u-boot/board/nvidia/p2371-2180/
pinmux-config-p2371-2180.h 103 PINCFG(PEX_L1_RST_N_PA3, PE1, NORMAL, NORMAL, OUTPUT, DISABLE, HIGH),
104 PINCFG(PEX_L1_CLKREQ_N_PA4, PE1, NORMAL, NORMAL, INPUT, DISABLE, HIGH),

Completed in 246 milliseconds