OpenGrok
| Home | Sort by relevance Sort by last modified time |
Searched refs:PHY_CON12_RESET_VAL (Results 1 -
2 of 2) sorted by null
Completed in 60 milliseconds
| /external/u-boot/arch/arm/mach-exynos/ | |
| exynos5_setup.h | 280 #define PHY_CON12_RESET_VAL 0x10100070 |
| dmc_init_ddr3.c | 786 val = PHY_CON12_RESET_VAL; |
Completed in 60 milliseconds
