/external/llvm/lib/CodeGen/ |
InterleavedAccessPass.cpp | 97 /// shufflevector instructions in \p Shuffles instead. If so, the necessary 100 ArrayRef<ShuffleVectorInst *> Shuffles); 201 SmallVector<ShuffleVectorInst *, 4> Shuffles; 218 Shuffles.push_back(SVI); 221 if (Shuffles.empty()) 227 if (!isDeInterleaveMask(Shuffles[0]->getShuffleMask(), Factor, Index)) 234 Type *VecTy = Shuffles[0]->getType(); 238 for (unsigned i = 1; i < Shuffles.size(); i++) { 239 if (Shuffles[i]->getType() != VecTy) 242 if (!isDeInterleaveMaskOfFactor(Shuffles[i]->getShuffleMask(), Factor [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
InterleavedAccessPass.cpp | 33 // specific loads followed by an optimized sequence of shuffles. 44 // sequence of shuffles followed by a set of target specific stores for X86. 117 /// shufflevector instructions in \p Shuffles instead. If so, the necessary 120 ArrayRef<ShuffleVectorInst *> Shuffles); 281 SmallVector<ShuffleVectorInst *, 4> Shuffles; 298 Shuffles.push_back(SVI); 301 if (Shuffles.empty()) 307 if (!isDeInterleaveMask(Shuffles[0]->getShuffleMask(), Factor, Index, 315 Type *VecTy = Shuffles[0]->getType(); 319 for (unsigned i = 1; i < Shuffles.size(); i++) [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
X86InterleavedAccess.cpp | 56 ArrayRef<ShuffleVectorInst *> Shuffles; 115 : Inst(I), Shuffles(Shuffs), Indices(Ind), Factor(F), Subtarget(STarget), 130 VectorType *ShuffleVecTy = Shuffles[0]->getType(); 149 WideInstSize = DL.getTypeSizeInBits(Shuffles[0]->getType()); 185 // Generate N(= NumSubVectors) shuffles of T(= SubVecTy) type. 246 // In this function we are combining two types of shuffles. 250 // shuffles. 554 MVT VT = MVT::getVT(Shuffles[0]->getType()); 721 VectorType *ShuffleTy = Shuffles[0]->getType(); 750 for (unsigned i = 0, e = Shuffles.size(); i < e; ++i [all...] |
X86ISelLowering.h | [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.h | 100 // Vector shuffles 305 ArrayRef<ShuffleVectorInst *> Shuffles,
|
AArch64ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.h | 151 // Vector shuffles: 171 // is fine if BUILD_VECTORs are always lowered to shuffles or other 455 ArrayRef<ShuffleVectorInst *> Shuffles,
|
ARMISelLowering.cpp | [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.h | 100 // Vector shuffles 329 ArrayRef<ShuffleVectorInst *> Shuffles,
|
AArch64ISelLowering.cpp | [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
ARMISelLowering.h | 183 // Vector shuffles: 215 // is fine if BUILD_VECTORs are always lowered to shuffles or other 526 ArrayRef<ShuffleVectorInst *> Shuffles, [all...] |
ARMISelLowering.cpp | [all...] |
/external/llvm/include/llvm/Target/ |
TargetLowering.h | 223 // the constraint that all of the necessary shuffles are legal (as determined [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
DAGCombiner.cpp | [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
TargetLowering.h | 294 // the constraint that all of the necessary shuffles are legal (as determined [all...] |