/external/llvm/lib/Target/Lanai/ |
LanaiTargetTransformInfo.h | 72 case ISD::UDIV:
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Lanai/ |
LanaiTargetTransformInfo.h | 94 case ISD::UDIV:
|
/external/llvm/lib/Target/ARM/ |
ARMTargetTransformInfo.cpp | 67 if ((Opcode == Instruction::SDiv || Opcode == Instruction::UDiv || 427 { ISD::UDIV, MVT::v1i64, 1 * FunctionCallDivCost}, 431 { ISD::UDIV, MVT::v2i32, 2 * FunctionCallDivCost}, 435 { ISD::UDIV, MVT::v4i16, ReciprocalDivCost}, 439 { ISD::UDIV, MVT::v8i8, ReciprocalDivCost}, 444 { ISD::UDIV, MVT::v2i64, 2 * FunctionCallDivCost}, 448 { ISD::UDIV, MVT::v4i32, 4 * FunctionCallDivCost}, 452 { ISD::UDIV, MVT::v8i16, 8 * FunctionCallDivCost}, 456 { ISD::UDIV, MVT::v16i8, 16 * FunctionCallDivCost},
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
ARMTargetTransformInfo.cpp | 105 if ((Opcode == Instruction::SDiv || Opcode == Instruction::UDiv || 472 { ISD::UDIV, MVT::v1i64, 1 * FunctionCallDivCost}, 476 { ISD::UDIV, MVT::v2i32, 2 * FunctionCallDivCost}, 480 { ISD::UDIV, MVT::v4i16, ReciprocalDivCost}, 484 { ISD::UDIV, MVT::v8i8, ReciprocalDivCost}, 489 { ISD::UDIV, MVT::v2i64, 2 * FunctionCallDivCost}, 493 { ISD::UDIV, MVT::v4i32, 4 * FunctionCallDivCost}, 497 { ISD::UDIV, MVT::v8i16, 8 * FunctionCallDivCost}, 501 { ISD::UDIV, MVT::v16i8, 16 * FunctionCallDivCost},
|
/external/compiler-rt/lib/builtins/arm/ |
udivmodsi4.S | 39 udiv r0, r3, r1 82 # error THUMB mode requires CLZ or UDIV
|
udivsi3.S | 38 udiv r0, r0, r1 82 # error THUMB mode requires CLZ or UDIV
|
umodsi3.S | 35 udiv r2, r0, r1 78 # error THUMB mode requires CLZ or UDIV
|
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
tgsi_opcode_tmp.h | 138 OP12(UDIV)
|
tgsi_info_opcodes.h | 131 OPCODE(1, 2, COMP, UDIV)
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
ISDOpcodes.h | 189 ADD, SUB, MUL, SDIV, UDIV, SREM, UREM, [all...] |
/external/llvm/lib/Target/X86/ |
X86TargetTransformInfo.cpp | 122 { ISD::UDIV, MVT::v16i16, 6 }, // vpmulhuw sequence 124 { ISD::UDIV, MVT::v8i32, 15 }, // vpmuludq sequence 228 { ISD::UDIV, MVT::v32i8, 32*20 }, 229 { ISD::UDIV, MVT::v16i16, 16*20 }, 230 { ISD::UDIV, MVT::v8i32, 8*20 }, 231 { ISD::UDIV, MVT::v4i64, 4*20 }, 274 { ISD::UDIV, MVT::v8i16, 6 }, // pmulhuw sequence 276 { ISD::UDIV, MVT::v4i32, 15 }, // pmuludq sequence 358 { ISD::UDIV, MVT::v16i8, 16*20 }, 359 { ISD::UDIV, MVT::v8i16, 8*20 } [all...] |
/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 195 ADD, SUB, MUL, SDIV, UDIV, SREM, UREM, [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/ |
SparcISelDAGToDAG.cpp | 148 case ISD::UDIV: {
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | 201 ADD, SUB, MUL, SDIV, UDIV, SREM, UREM, [all...] |
/external/virglrenderer/src/gallium/auxiliary/tgsi/ |
tgsi_opcode_tmp.h | 166 OP12(UDIV)
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
X86TargetTransformInfo.cpp | 247 if ((ISD == ISD::SDIV || ISD == ISD::SREM || ISD == ISD::UDIV || 278 if (ISD == ISD::UDIV) 296 { ISD::UDIV, MVT::v32i16, 6 }, // vpmulhuw sequence 314 { ISD::UDIV, MVT::v16i32, 15 }, // vpmuludq sequence 334 { ISD::UDIV, MVT::v16i16, 6 }, // vpmulhuw sequence 338 { ISD::UDIV, MVT::v8i32, 15 }, // vpmuludq sequence 362 { ISD::UDIV, MVT::v16i16, 12+2 }, // 2*pmulhuw sequence + split. 364 { ISD::UDIV, MVT::v8i16, 6 }, // pmulhuw sequence 370 { ISD::UDIV, MVT::v8i32, 30+2 }, // 2*pmuludq sequence + split. 372 { ISD::UDIV, MVT::v4i32, 15 }, // pmuludq sequenc [all...] |
/external/llvm/lib/Target/Sparc/ |
SparcISelDAGToDAG.cpp | 340 case ISD::UDIV: {
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
LegalizeVectorOps.cpp | 143 case ISD::UDIV:
|
SelectionDAGBuilder.h | 487 void visitUDiv(const User &I) { visitBinary(I, ISD::UDIV); }
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/ |
SparcISelDAGToDAG.cpp | 342 case ISD::UDIV: {
|
/external/swiftshader/third_party/LLVM/lib/Target/Blackfin/ |
BlackfinISelLowering.cpp | 85 setOperationAction(ISD::UDIV, MVT::i16, Expand); 86 setOperationAction(ISD::UDIV, MVT::i32, Expand);
|
/external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
SystemZISelLowering.cpp | 99 setOperationAction(ISD::UDIV, MVT::i32, Expand); 101 setOperationAction(ISD::UDIV, MVT::i64, Expand); [all...] |
/external/swiftshader/third_party/LLVM/lib/Target/Alpha/ |
AlphaISelLowering.cpp | 100 setOperationAction(ISD::UDIV , MVT::i64, Custom); 692 case ISD::UDIV: 701 case ISD::UDIV: opstr = "__divqu"; break; [all...] |
/external/llvm/lib/Target/Mips/ |
MipsFastISel.cpp | [all...] |
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
MipsFastISel.cpp | [all...] |