| /external/libhevc/common/ |
| ihevc_deblk.h | 47 WORD32 beta_offset_div2,
58 WORD32 beta_offset_div2,
91 WORD32 beta_offset_div2,
103 WORD32 beta_offset_div2,
|
| ihevc_deblk_edge_filter.c | 78 * @param[in] beta_offset_div2
103 WORD32 beta_offset_div2,
121 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
315 * @param[in] beta_offset_div2
340 WORD32 beta_offset_div2,
358 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
573 * @param[in] beta_offset_div2
693 * @param[in] beta_offset_div2
|
| ihevc_hbd_deblk_edge_filter.c | 84 * @param[in] beta_offset_div2
109 WORD32 beta_offset_div2,
128 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
319 * @param[in] beta_offset_div2
344 WORD32 beta_offset_div2,
363 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
575 * @param[in] beta_offset_div2
690 * @param[in] beta_offset_div2
807 * @param[in] beta_offset_div2
923 * @param[in] beta_offset_div2
[all...] |
| /external/libhevc/decoder/ |
| ihevcd_debug.h | 150 #define DUMP_DEBLK_LUMA_VERT(pu1_src, src_strd, u4_bs, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q) ihevcd_debug_deblk_luma_vert(pu1_src, src_strd, u4_bs, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q);
151 #define DUMP_DEBLK_LUMA_HORZ(pu1_src, src_strd, u4_bs, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q) ihevcd_debug_deblk_luma_horz(pu1_src, src_strd, u4_bs, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q);
157 #define DUMP_DEBLK_LUMA_VERT(pu1_src, src_strd, u4_bs3, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q)
158 #define DUMP_DEBLK_LUMA_HORZ(pu1_src, src_strd, u4_bs3, qp_p, qp_q, beta_offset_div2, tc_offset_div2, filter_p, filter_q)
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| radeon_vcn_enc.h | 274 int32_t beta_offset_div2; member in struct:rvcn_enc_h264_deblocking_filter_s
|
| radeon_vcn_enc_1_2.c | 339 enc->enc_pic.h264_deblock.beta_offset_div2 = 0;
346 RADEON_ENC_CS(enc->enc_pic.h264_deblock.beta_offset_div2);
575 radeon_enc_code_se(enc, enc->enc_pic.h264_deblock.beta_offset_div2);
|
| /external/libhevc/common/x86/ |
| ihevc_deblk_ssse3_intr.c | 80 * @param[in] beta_offset_div2
105 WORD32 beta_offset_div2,
129 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
541 WORD32 beta_offset_div2,
569 beta_indx = CLIP3(qp_luma + (beta_offset_div2 << 1), 0, 51);
[all...] |
| /external/libhevc/common/arm/ |
| ihevc_deblk_luma_horz.s | 94 @ beta_indx = clip3(qp_luma + (beta_offset_div2 << 1), 0, 51)@
|
| ihevc_deblk_luma_vert.s | 96 @ beta_indx = clip3(qp_luma + (beta_offset_div2 << 1), 0, 51)@
|
