HomeSort by relevance Sort by last modified time
    Searched refs:c14 (Results 1 - 25 of 25) sorted by null

  /external/u-boot/arch/arm/include/asm/arch-armv7/
generictimer.h 35 mcr p15, 0, \reg, c14, c2, 0 variable
38 mcr p15, 0, \reg, c14, c2, 1 variable
40 mrc p15, 0, \reg, c14, c2, 1 variable
44 mcr p15, 0, \reg, c14, c2, 1 variable
  /device/linaro/bootloader/edk2/ArmPkg/Library/ArmLib/Arm/
ArmV7ArchTimerSupport.S 19 mrc p15, 0, r0, c14, c0, 0 @ Read CNTFRQ
23 mcr p15, 0, r0, c14, c0, 0 @ Write to CNTFRQ
27 mrrc p15, 0, r0, r1, c14 @ Read CNTPT (Physical counter register)
31 mrc p15, 0, r0, c14, c1, 0 @ Read CNTK_CTL (Timer PL1 Control Register)
35 mcr p15, 0, r0, c14, c1, 0 @ Write to CNTK_CTL (Timer PL1 Control Register)
39 mrc p15, 0, r0, c14, c2, 0 @ Read CNTP_TVAL (PL1 physical timer value register)
43 mcr p15, 0, r0, c14, c2, 0 @ Write to CNTP_TVAL (PL1 physical timer value register)
47 mrc p15, 0, r0, c14, c2, 1 @ Read CNTP_CTL (PL1 Physical Timer Control Register)
51 mcr p15, 0, r0, c14, c2, 1 @ Write to CNTP_CTL (PL1 Physical Timer Control Register)
55 mrc p15, 0, r0, c14, c3, 0 @ Read CNTV_TVAL (Virtual Timer Value register)
    [all...]
ArmLibSupport.S 103 mcr p15,0,R0,c7,c14,1 @ DCCIMVAC Clean data cache by MVA
ArmV7Support.S 46 mcr p15, 0, r0, c7, c14, 1 @clean and invalidate single data cache line
56 mcr p15, 0, r0, c7, c14, 2 @ Clean and Invalidate this line
ArmV7Support.asm 49 mcr p15, 0, r0, c7, c14, 1 ; clean and invalidate single data cache line
59 mcr p15, 0, r0, c7, c14, 2 ; Clean and Invalidate this line
  /external/u-boot/arch/arm/mach-mvebu/
lowlevel_spl.S 47 mcr p15, 0, r0, c7, c14, 1 /* @ clean & invalidate D line */
65 mcr p15, 0, r0, c7, c14, 1 /* @ clean & invalidate D line */
  /device/linaro/bootloader/arm-trusted-firmware/include/lib/aarch32/
arch.h 395 #define DCCIMVAC p15, 0, c7, c14, 1
398 #define DCCISW p15, 0, c7, c14, 2
402 #define CNTFRQ p15, 0, c14, c0, 0
419 #define CNTHCTL p15, 4, c14, c1, 0
420 #define CNTKCTL p15, 0, c14, c1, 0
432 #define CNTHP_CTL p15, 4, c14, c2, 1
458 #define CNTVOFF_64 p15, 4, c14
460 #define CNTPCT_64 p15, 0, c14
  /external/u-boot/arch/arm/mach-tegra/
psci.S 57 mrceq p15, 0, r7, c14, c0, 0 @ read CNTFRQ from CPU0
61 mcrne p15, 0, r7, c14, c0, 0 @ write CNTFRQ to CPU1..3
  /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/SystemZ/
regs-good.s 128 #CHECK: lctl %c14, %c15, 0 # encoding: [0xb7,0xef,0x00,0x00]
137 lctl %c14,%c15,0
202 #CHECK: .cfi_offset %c14, 430
268 .cfi_offset %c14,430
insn-good.s     [all...]
  /external/u-boot/arch/arm/cpu/armv7/
nonsec_virt.S 94 mcrrne p15, 4, r4, r4, c14 @ Reset CNTVOFF to zero
195 mcreq p15, 0, r1, c14, c0, 0 @ write CNTFRQ
cache_v7_asm.S 58 mcr p15, 0, r11, c7, c14, 2 @ clean & invalidate by set/way
92 * mcr p15, 0, r11, c7, c14, 2
psci.S 221 mcr p15, 0, r11, c7, c14, 2 @ clean & invalidate by set/way
  /external/clang/test/Misc/
diag-template-diffing.cpp 432 template<typename T> using c14 = b14;
433 int f14(c14<int>);
    [all...]
  /external/swiftshader/third_party/LLVM/test/MC/ARM/
basic-arm-instructions.s 671 ldcl p6, c14, [r10], #16
684 ldcleq p6, c14, [r10], #16
712 @ CHECK: ldcl p6, c14, [r10], #16 @ encoding: [0x04,0xe6,0xfa,0xec]
725 @ CHECK: ldcleq p6, c14, [r10], #16 @ encoding: [0x04,0xe6,0xfa,0x0c]
    [all...]
basic-thumb2-instructions.s 523 ldcl p6, c14, [r10], #16
551 @ CHECK: ldcl p6, c14, [r10], #16 @ encoding: [0xfa,0xec,0x04,0xe6]
    [all...]
  /external/capstone/suite/MC/ARM/
basic-arm-instructions.s.cs 301 0x04,0xe6,0xfa,0xec = ldcl p6, c14, [r10], #16 package
313 0x04,0xe6,0xfa,0x0c = ldcleq p6, c14, [r10], #16 package
786 0x04,0xe6,0xea,0xec = stcl p6, c14, [r10], #16 package
798 0x04,0xe6,0xea,0x0c = stcleq p6, c14, [r10], #16 package
    [all...]
basic-thumb2-instructions.s.cs 241 0xfa,0xec,0x04,0xe6 = ldcl p6, c14, [r10], #16 package
860 0xea,0xec,0x04,0xe6 = stcl p6, c14, [r10], #16 package
    [all...]
  /external/llvm/test/MC/ARM/
basic-arm-instructions.s     [all...]
basic-thumb2-instructions.s 763 ldcl p6, c14, [r10], #16
    [all...]
  /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
basic-arm-instructions.s     [all...]
basic-thumb2-instructions.s 772 ldcl p6, c14, [r10], #16
    [all...]
  /external/elfutils/tests/
run-allregs.sh     [all...]
run-addrcfi.sh     [all...]
  /external/selinux/libsepol/tests/policies/test-cond/
refpolicy-base.conf 550 category c12; category c13; category c14; category c15;
    [all...]

Completed in 4655 milliseconds