/external/u-boot/drivers/ddr/marvell/a38x/ |
ddr3_training_bist.c | 51 pattern_table[pattern].num_of_phases_tx, tx_burst_size, 476 ddr3_tip_configure_odpg(0, access_type, 0, dir, pattern_table[pattern].num_of_phases_tx, 508 bist_offset, cs, pattern_table[pattern].num_of_phases_tx, 518 pattern_table[pattern].num_of_phases_tx, 540 bist_offset, cs, pattern_table[pattern].num_of_phases_tx, 551 pattern_table[pattern].num_of_phases_tx,
|
ddr3_training_ip.h | 107 u8 num_of_phases_tx; member in struct:pattern_info
|
ddr3_training_ip_engine.c | 108 * num_of_phases_tx, tx_burst_size; 405 pattern_table[pattern].num_of_phases_tx, tx_burst_size, [all...] |
ddr3_training_leveling.c | 116 pattern_table[PATTERN_RL].num_of_phases_tx, 0, 491 pattern_table[PATTERN_TEST].num_of_phases_tx, 0, [all...] |