HomeSort by relevance Sort by last modified time
    Searched refs:pll_config (Results 1 - 7 of 7) sorted by null

  /external/u-boot/drivers/clk/renesas/
clk-rcar-gen3.c 165 const struct rcar_gen3_cpg_pll_config *pll_config = local
209 rate = gen3_clk_get_rate64(&parent) / pll_config->extal_div;
212 core->parent, pll_config->extal_div, rate);
224 rate = gen3_clk_get_rate64(&parent) * pll_config->pll1_mult;
225 rate /= pll_config->pll1_div;
228 core->parent, pll_config->pll1_mult,
229 pll_config->pll1_div, rate);
241 rate = gen3_clk_get_rate64(&parent) * pll_config->pll3_mult;
242 rate /= pll_config->pll3_div;
245 core->parent, pll_config->pll3_mult
    [all...]
clk-rcar-gen2.c 76 const struct rcar_gen2_cpg_pll_config *pll_config = local
134 rate = gen2_clk_get_rate(&parent) / pll_config->extal_div;
137 core->parent, pll_config->extal_div, rate);
147 mult = pll_config->pll0_mult;
159 rate = (gen2_clk_get_rate(&parent) * pll_config->pll1_mult) / 2;
162 core->parent, pll_config->pll1_mult, rate);
166 rate = gen2_clk_get_rate(&parent) * pll_config->pll3_mult;
169 core->parent, pll_config->pll3_mult, rate);
  /external/u-boot/drivers/video/
ssd2828.c 277 static u32 decode_pll_config(u32 pll_config, u32 reference_freq_khz)
279 u32 mul_factor = pll_config & 0xFF;
280 u32 div_factor = (pll_config >> 8) & 0x1F;
342 u32 lp_div, pll_freq_kbps, reference_freq_khz, pll_config; local
404 pll_config = construct_pll_config(
407 write_hw_register(cfg, SSD2828_PLCR, pll_config);
409 pll_freq_kbps = decode_pll_config(pll_config, reference_freq_khz);
  /external/u-boot/arch/arm/mach-socfpga/
wrap_pll_config.c 8 #include <qts/pll_config.h>
qts-filter.sh 92 # Process pll_config.h
117 ${in_bsp_dir}/generated/pll_config.h |
124 ) > "${out_dir}/pll_config.h"
  /external/u-boot/arch/arm/mach-omap2/am33xx/
clock_ti814x.c 223 static void pll_config(u32 base, u32 n, u32 m, u32 m2, function
308 pll_config(MPU_PLL_BASE, MPU_N, MPU_M, MPU_M2, MPU_CLKCTRL, 0);
323 pll_config(L3_PLL_BASE, L3_N, L3_M, L3_M2, L3_CLKCTRL, 1);
328 pll_config(DDR_PLL_BASE, DDR_N, DDR_M, DDR_M2, DDR_CLKCTRL, 1);
  /external/u-boot/drivers/clk/
clk_stm32mp1.c 1313 static int pll_config(struct stm32mp1_clk_priv *priv, int pll_id, function
    [all...]

Completed in 747 milliseconds