/device/linaro/bootloader/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/ |
SmiEntry.S | 120 testl $BIT7, %edx # Check for MCE capabilities
|
/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/NorthCluster/Include/ |
VlvAccess.h | 151 #define MESSAGE_DWORD_EN BIT4 | BIT5 | BIT6 | BIT7
|
VlvCommonDefinitions.h | 84 #define BIT7 0x0080
|
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Ata/AtaBusDxe/ |
AtaPassThruExecute.c | 417 Acb->AtaDeviceHead = (UINT8) (BIT7 | BIT6 | BIT5 | (AtaDevice->PortMultiplierPort == 0xFFFF ? 0 : (AtaDevice->PortMultiplierPort << 4)));
498 Acb->AtaDeviceHead = (UINT8) (BIT7 | BIT6 | BIT5 | (AtaDevice->PortMultiplierPort == 0xFFFF ? 0 : (AtaDevice->PortMultiplierPort << 4)));
[all...] |
/device/linaro/bootloader/edk2/QuarkPlatformPkg/Platform/Pei/PlatformInit/ |
PlatformEarlyInit.c | 656 RegData32 |= (BIT8 | BIT7);
663 RegData32 &= ~(BIT10 | BIT9 | BIT8 | BIT7);
664 RegData32 |= (BIT10 | BIT7);
[all...] |
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/ |
meminit_utils.c | 237 msk = (byte_lane & BIT0) ? (BIT19 | BIT18 | BIT17 | BIT16) : (BIT7 | BIT6 | BIT5 | BIT4);
267 msk |= (byte_lane & BIT0) ? (BIT10) : (BIT7);
787 (vref_codes[setting] << 2), (BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2));
788 //isbM32m(DDRPHY, (reg + (channel * DDRIODQ_CH_OFFSET) + ((byte_lane >> 1) * DDRIODQ_BL_OFFSET)), (setting<<2), (BIT7|BIT6|BIT5|BIT4|BIT3|BIT2));
[all...] |
/device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Drivers/Smbios/ProcessorSubClassDxe/ |
ProcessorSubClass.c | 502 Voltage = BIT7 | 9; // 0.9V
|
/device/linaro/bootloader/edk2/ArmPkg/Library/ArmDisassemblerLib/ |
ArmDisassembler.c | 376 Index = AsciiSPrint (Buf, Size, "CPS%a %a%a%a", (imode == 3) ? "ID":"IE", (OpCode & BIT8) ? "A":"", (OpCode & BIT7) ? "I":"", (OpCode & BIT6) ? "F":"");
|
/device/linaro/bootloader/edk2/EmbeddedPkg/Drivers/Isp1761UsbDxe/ |
Isp1761UsbDxe.c | 330 ((EPDesc->EndpointAddress & BIT7) >> 7);
|
/device/linaro/bootloader/edk2/MdePkg/Include/ |
Base.h | 372 #define BIT7 0x00000080
[all...] |
/device/linaro/bootloader/edk2/MdePkg/Library/UefiDevicePathLib/ |
DevicePathToText.c | 229 if (((Info & 0x0f) == 0) && ((Info & BIT7) == 0)) {
231 } else if (((Info & 0x0f) <= 2) && ((Info & BIT7) == 0)) {
707 if (((SasEx->DeviceTopology & 0x0f) == 0) && ((SasEx->DeviceTopology & BIT7) == 0)) {
709 } else if (((SasEx->DeviceTopology & 0x0f) <= 2) && ((SasEx->DeviceTopology & BIT7) == 0)) {
[all...] |
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkNorthCluster/Include/ |
QNCCommonDefinitions.h | 77 #define BIT7 0x0080
|
QuarkNcSocId.h | 650 #define B_QNC_PCIE_DCAP_E0AL (BIT8 | BIT7 | BIT6) // L0 Acceptable exit latency
[all...] |
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkSouthCluster/Include/ |
IohCommonDefinitions.h | 77 #define BIT7 0x0080
|
/device/linaro/bootloader/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ |
PiSmmCpuDxeSmm.h | 81 #define IA32_PG_PS BIT7
[all...] |
/device/linaro/bootloader/edk2/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/ |
PchAccess.h | 429 #define MESSAGE_DWORD_EN BIT4 | BIT5 | BIT6 | BIT7
|
/device/linaro/bootloader/edk2/Vlv2TbltDevicePkg/PlatformSmm/ |
Platform.c | 722 RegData32 &= ~(BIT7);
|
/device/linaro/bootloader/edk2/QuarkSocPkg/QuarkSouthCluster/Sdio/Dxe/SDControllerDxe/ |
SDController.c | 222 if (ErrorCode & BIT7) {
[all...] |
/device/linaro/bootloader/OpenPlatformPkg/Chips/Hisilicon/Include/Library/ |
HwMemInitLib.h | 638 #define SPD_PTRR BIT7 // Indicates if the DIMM is pTRR compliant
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/UhciPei/ |
UhcPeim.h | 50 #define USBCMD_MAXP BIT7 /* Max Packet (0 = 32, 1 = 64) */
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Usb/UsbMassStorageDxe/ |
UsbMassBoot.c | 590 // BIT7 of this byte is indicates whether the medium is write protected.
593 Media->ReadOnly = (BOOLEAN) ((ModeParaHeader.DevicePara & BIT7) != 0);
[all...] |
/device/linaro/bootloader/edk2/MdePkg/Include/IndustryStandard/ |
Acpi40.h | 205 #define EFI_ACPI_4_0_RTC_S4 BIT7
[all...] |
/external/u-boot/arch/arm/cpu/armv7/ |
start.S | 256 orrlt r0, r0, #(0x3 << 6) @ Set DBSM(BIT7) and IBE(BIT6) bits
|
/device/linaro/bootloader/OpenPlatformPkg/Drivers/SdMmc/XenonDxe/ |
SdMmcPciHci.c | 608 if ((Data & (BIT6 | BIT7)) != 0) {
610 // Clear BIT6 and BIT7 by writing 1 to these two bits if set.
612 Data &= BIT6 | BIT7;
[all...] |
/device/linaro/bootloader/edk2/MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/ |
SdMmcPciHci.c | 608 if ((Data & (BIT6 | BIT7)) != 0) {
610 // Clear BIT6 and BIT7 by writing 1 to these two bits if set.
612 Data &= BIT6 | BIT7;
[all...] |