HomeSort by relevance Sort by last modified time
    Searched refs:r4 (Results 201 - 225 of 976) sorted by null

1 2 3 4 5 6 7 891011>>

  /external/tremolo/Tremolo/
dpen.s 56 LDMFD r13!,{r4-r8,r10,PC}
59 SUBS r4,r4,#1 @ r4 = --read
62 MOV r1,r4 @ r1 = read
69 STMFD r13!,{r4-r8,r10,r14}
71 LDMIA r0,{r4,r6,r7} @ r4 = read = book->max_length
77 MOV r1,r4 @ r1 = read
84 @ r4 = rea
    [all...]
  /external/vixl/test/aarch32/
test-assembler-cond-rdlow-operand-imm8-in-it-block-t32.cc 104 {{lt, r4, 152}, true, lt, "lt r4 152", "lt_r4_152"},
105 {{mi, r4, 165}, true, mi, "mi r4 165", "mi_r4_165"},
111 {{cs, r4, 204}, true, cs, "cs r4 204", "cs_r4_204"},
113 {{lt, r4, 185}, true, lt, "lt r4 185", "lt_r4_185"},
118 {{cs, r4, 21}, true, cs, "cs r4 21", "cs_r4_21"}
    [all...]
test-assembler-cond-rdlow-operand-imm8-t32.cc     [all...]
test-assembler-cond-rd-operand-rn-shift-amount-1to31-in-it-block-t32.cc 96 {{{hi, r2, r4, LSL, 10}, true, hi, "hi r2 r4 LSL 10", "hi_r2_r4_LSL_10"},
100 {{mi, r4, r1, LSL, 4}, true, mi, "mi r4 r1 LSL 4", "mi_r4_r1_LSL_4"},
102 {{lt, r4, r2, LSL, 31}, true, lt, "lt r4 r2 LSL 31", "lt_r4_r2_LSL_31"},
108 {{cs, r7, r4, LSL, 28}, true, cs, "cs r7 r4 LSL 28", "cs_r7_r4_LSL_28"},
110 {{le, r4, r0, LSL, 23}, true, le, "le r4 r0 LSL 23", "le_r4_r0_LSL_23"}
    [all...]
test-assembler-cond-rd-operand-rn-identical-low-registers-in-it-block-t32.cc 97 {{eq, r4, r4}, true, eq, "eq r4 r4", "eq_r4_r4"},
105 {{ne, r4, r4}, true, ne, "ne r4 r4", "ne_r4_r4"},
113 {{cs, r4, r4}, true, cs, "cs r4 r4", "cs_r4_r4"}
    [all...]
test-assembler-cond-rd-rn-operand-rm-rn-is-sp-in-it-block-t32.cc 99 {{eq, r4, r13, r4}, true, eq, "eq r4 r13 r4", "eq_r4_r13_r4"},
107 {{ne, r4, r13, r4}, true, ne, "ne r4 r13 r4", "ne_r4_r13_r4"},
115 {{cs, r4, r13, r4}, true, cs, "cs r4 r13 r4", "cs_r4_r13_r4"}
    [all...]
test-assembler-cond-rd-rn-operand-rm-t32.cc 130 {{al, r3, r4, r10}, false, al, "al r3 r4 r10", "al_r3_r4_r10"},
133 {{al, r11, r2, r4}, false, al, "al r11 r2 r4", "al_r11_r2_r4"},
139 {{al, r4, r4, r2}, false, al, "al r4 r4 r2", "al_r4_r4_r2"},
145 {{al, r11, r4, r14}, false, al, "al r11 r4 r14", "al_r11_r4_r14"}
    [all...]
  /external/libhevc/common/arm/
ihevc_intra_pred_chroma_ver.s 104 stmfd sp!, {r4-r12, r14} @stack stores the values of the arguments
106 ldr r4,[sp,#nt_offset] @loads nt
107 lsl r5, r4, #2 @4nt
110 cmp r4, #8
139 subs r4, r4, #4
152 subs r4, r4, #4
165 subs r4, r4, #
    [all...]
  /external/llvm/test/MC/ARM/
eh-directive-save-diagnostics.s 18 .save {r4, r5, r6, r7}
20 @ CHECK: .save {r4, r5, r6, r7}
37 .save {r4, r5, r6, r7}
39 @ CHECK: .save {r4, r5, r6, r7}
thumb-only-conditionals.s 36 mcrrle p7, #15, r5, r4, c1
37 mcrr2gt p7, #15, r5, r4, c1
39 @ CHECK-NEXT: mcrrle p7, #15, r5, r4, c1
40 @ CHECK-NEXT: mcrr2gt p7, #15, r5, r4, c1
50 mrrclo p7, #1, r5, r4, c1
51 mrrc2lo p7, #1, r5, r4, c1
53 @ CHECK-NEXT: mrrclo p7, #1, r5, r4, c1
54 @ CHECK-NEXT: mrrc2lo p7, #1, r5, r4, c1
  /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
eh-directive-save-diagnostics.s 18 .save {r4, r5, r6, r7}
20 @ CHECK: .save {r4, r5, r6, r7}
37 .save {r4, r5, r6, r7}
39 @ CHECK: .save {r4, r5, r6, r7}
thumb-only-conditionals.s 36 mcrrle p7, #15, r5, r4, c1
37 mcrr2gt p7, #15, r5, r4, c1
39 @ CHECK-NEXT: mcrrle p7, #15, r5, r4, c1
40 @ CHECK-NEXT: mcrr2gt p7, #15, r5, r4, c1
50 mrrclo p7, #1, r5, r4, c1
51 mrrc2lo p7, #1, r5, r4, c1
53 @ CHECK-NEXT: mrrclo p7, #1, r5, r4, c1
54 @ CHECK-NEXT: mrrc2lo p7, #1, r5, r4, c1
  /external/u-boot/arch/arm/mach-at91/
bootparams_atmel.S 15 str r4, [r0, #0]
  /external/u-boot/arch/arm/mach-imx/mx7/
psci.S 20 push {r4, r5, lr}
22 mov r4, r0
29 mov r0, r4
34 pop {r4, r5, pc}
  /frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV5E/
cor_h_vec_opt.s 29 @r4 ---- rrixix[][NB_POS]
39 STMFD r13!, {r4 - r12, r14}
40 LDR r4, [r13, #40] @load rrixix[][NB_POS]
41 ADD r7, r4, r2, LSL #5 @r7 --- p0 = rrixix[track]
42 MOV r4, #0 @i=0
45 @r3 --- sign[], r4 --- i, r7 --- p0
83 ADD r9, r9, r4, LSL #1
84 ADD r12, r12, r4, LSL #1
97 ADD r4, r4, #1 @i+
    [all...]
  /frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/
cor_h_vec_neon.s 30 @r4 ---- rrixix[][NB_POS]
39 STMFD r13!, {r4 - r12, r14}
40 LDR r4, [r13, #40] @load rrixix[][NB_POS]
41 ADD r7, r4, r2, LSL #5 @r7 --- p0 = rrixix[track]
42 MOV r4, #0 @i=0
45 @r3 --- sign[], r4 --- i, r7 --- p0
84 ADD r9, r9, r4, LSL #1
85 ADD r12, r12, r4, LSL #1
98 ADD r4, r4, #1 @i+
    [all...]
pred_lt4_1_neon.s 36 STMFD r13!, {r4 - r12, r14}
37 SUB r4, r0, r1, LSL #1 @ x = exc - T0
39 SUB r4, r4, #30 @ x -= L_INTERPOL2 - 1
42 SUBLT r4, r4, #2 @ x--
56 VLD1.S16 {Q4, Q5}, [r4]! @load 16 x[]
57 VLD1.S16 {Q6, Q7}, [r4]! @load 16 x[]
70 LDRSH r12, [r4], #2
97 LDMFD r13!, {r4 - r12, r15
    [all...]
  /bionic/libc/arch-arm/generic/bionic/
strcpy.S 54 str r4, [sp, #-4]!
71 ldr r4, [r1], #4
75 sub r2, r4, r5
78 bics r2, r2, r4
82 streq r4, [ip], #4
84 mov r3, r4
95 ldr r4, [sp], #4
  /bionic/libc/arch-arm/cortex-a55/bionic/
__strcat_chk.S 49 push {r4, r5}
51 .cfi_rel_offset r4, 0
59 // Zero out r4
60 eor r4, r4, r4
164 cmp r4, #0
174 add r4, r3, #1
179 // r4 holds the src string length + 1.
181 add r2, r3, r4
    [all...]
  /bionic/libc/arch-arm/cortex-a9/bionic/
__strcat_chk.S 49 push {r4, r5}
51 .cfi_rel_offset r4, 0
59 // Zero out r4
60 eor r4, r4, r4
167 cmp r4, #0
177 add r4, r3, #1
182 // r4 holds the src string length + 1.
184 add r2, r3, r4
    [all...]
  /device/linaro/bootloader/arm-trusted-firmware/lib/cpus/aarch32/
cpu_helpers.S 90 push {r4 - r6, lr}
103 pop {r4 - r6, pc}
121 ldr r4, =(__CPU_OPS_START__ + CPU_MIDR)
135 cmp r4, r5
139 ldr r1, [r4], #CPU_OPS_SIZE
147 sub r0, r4, #(CPU_OPS_SIZE + CPU_MIDR)
209 push {r4, lr}
230 mov r4, r0
241 blxne r4
244 pop {r4, pc
    [all...]
  /external/llvm/test/MC/MachO/ARM/
compact-unwind-armv7k.s 14 push {r4, r5, r6, r7, lr}
22 .cfi_offset r4, -20
31 push {r4, r5, r7, lr}
37 .cfi_offset r4, -16
85 push {r4, r7, lr}
90 .cfi_offset r4, -24
92 mov r4, r0
115 push {r4}
120 .cfi_offset r4, -16
121 pop {r4}
    [all...]
  /external/sonivox/arm-wt-22k/lib_src/
ARM-E_mastergain_gnu.s 68 STMFD sp!,{r4-r6,r14} @Save any save-on-entry registers that are used
73 LDR r4, [pnInputBuffer], #4 @fetch 1st output sample
77 SMULWB r4, r4, nGain @output = gain * input
79 CMP r4, r6 @check for positive saturation
80 MOVGT r4, r6 @saturate
81 CMN r4, r6 @check for negative saturation
82 MVNLT r4, r6 @saturate
86 STRH r4, [pnOutputBuffer], #NEXT_OUTPUT_PCM @save 1st output sample
101 LDMFD sp!,{r4-r6, lr} @ return to calling function
    [all...]
  /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/MachO/ARM/
compact-unwind-armv7k.s 14 push {r4, r5, r6, r7, lr}
22 .cfi_offset r4, -20
31 push {r4, r5, r7, lr}
37 .cfi_offset r4, -16
85 push {r4, r7, lr}
90 .cfi_offset r4, -24
92 mov r4, r0
115 push {r4}
120 .cfi_offset r4, -16
121 pop {r4}
    [all...]
  /external/u-boot/arch/powerpc/cpu/mpc86xx/
release.S 130 mfspr r4, HID0
131 oris r4, r4, 0x0400
132 mtspr HID0, r4
137 mfspr r4, HID1
138 oris r4, r4, 0x8000
139 ori r4, r4, 0x0C00
140 mtspr HID1, r4
    [all...]

Completed in 2491 milliseconds

1 2 3 4 5 6 7 891011>>