Home | History | Annotate | Download | only in Thumb

Lines Matching refs:rlSrc2

53                        RegLocation rlSrc1, RegLocation rlSrc2)
57     loadValueDirectWideFixed(cUnit, rlSrc2, r2, r3);
70                          RegLocation rlSrc1, RegLocation rlSrc2)
73     if (partialOverlap(rlSrc1.sRegLow,rlSrc2.sRegLow) ||
75         partialOverlap(rlSrc2.sRegLow,rlDest.sRegLow)) {
81         rlSrc2 = loadValueWide(cUnit, rlSrc2, kCoreReg);
82         opRegReg(cUnit, firstOp, rlResult.lowReg, rlSrc2.lowReg);
83         opRegReg(cUnit, secondOp, rlResult.highReg, rlSrc2.highReg);
85     } else if (rlDest.sRegLow == rlSrc2.sRegLow) {
102         rlSrc2 = loadValueWide(cUnit, rlSrc2, kCoreReg);
107         opRegReg(cUnit, firstOp, rlResult.lowReg, rlSrc2.lowReg);
108         opRegReg(cUnit, secondOp, rlResult.highReg, rlSrc2.highReg);
156                        RegLocation rlSrc1, RegLocation rlSrc2)
160     loadValueDirectWideFixed(cUnit, rlSrc2, r2, r3);
204     RegLocation rlSrc2 = dvmCompilerGetSrc(cUnit, mir, 1);
206     int reg1 = loadValue(cUnit, rlSrc2, kCoreReg).lowReg;