Home | History | Annotate | Download | only in asm-x86

Lines Matching full:page

6  * The Linux memory management assumes a three-level page table setup. On
7 * the i386, we use that, but "fold" the mid level into the top-level page
8 * table, so that we physically have the same two-level page table as the
12 * the i386 page table tree.
29 * ZERO_PAGE is a global shared page that is always zero: used
37 extern struct page *pgd_list;
47 * implements both the traditional 2-level x86 page tables and the
48 * newer 3-level PAE-mode page tables.
88 * _PAGE_PSE set in the page directory entry just means that
89 * the page directory entry points directly to a 4MB-aligned block of
99 #define _PAGE_BIT_PSE 7 /* 4 MB (or 2MB) page, Pentium+, if present.. */
113 #define _PAGE_PSE 0x080 /* 4 MB (or 2MB) page, Pentium+, if present.. */
172 * The i386 can't do page protection for execute, and considers that
201 /* The boot page tables (all created as a single array) */
246 * shadow mode hypervisors to resynchronize the shadow page tables. Kernel PTE
253 * still holding the same page table lock so that the shadow and primary pages
344 * dst - pointer to pgd range anwhere on a pgd page
348 * dst and src can be on the same page, but the range must not overlap,
349 * and must not cross a page boundary.
357 * Macro to mark a page protection value as "uncacheable". On processors which do not support
364 * Conversion functions: convert a page and protection to a page entry,
365 * and a page entry and page directory to the page they refer to.
368 #define mk_pte(page, pgprot) pfn_pte(page_to_pfn(page), (pgprot))
390 * the pgd page can be thought of an array like this: pgd_t[PTRS_PER_PGD]
392 * this macro returns the index of the entry in the pgd page which would
400 * pgd_index() is used get the offset into the pgd page's array of pgd_t's;
411 * the pmd page can be thought of an array like this: pmd_t[PTRS_PER_PMD]
413 * this macro returns the index of the entry in the pmd page which would
420 * the pte page can be thought of an array like this: pte_t[PTRS_PER_PTE]
422 * this macro returns the index of the entry in the pte page which would
444 * Make a given kernel text page executable/non-executable.
445 * Returns the previous executability setting of that page (which
478 * The i386 doesn't have any external MMU info: the kernel page