Home | History | Annotate | Download | only in arm

Lines Matching full:ror

246   ASSERT(shift_op != ROR || shift_imm != 0);  // use RRX if you mean it
252     // encoded as ROR with shift_imm == 0
254     shift_op_ = ROR;