Home | History | Annotate | Download | only in codeflinger

Lines Matching full:ror

208                     reg_imm(parts.count.reg, ROR, GGL_DITHER_ORDER_SHIFT));
212                     reg_imm(parts.count.reg, ROR, 32 - GGL_DITHER_ORDER_SHIFT));