HomeSort by relevance Sort by last modified time
    Searched full:regs (Results 426 - 450 of 2568) sorted by null

<<11121314151617181920>>

  /dalvik/dx/tests/075-dex-cat2-value-merge/
expected.txt 2 regs: 0008; ins: 0001; outs: 0000
  /dalvik/vm/mterp/armv5te/
OP_MOVE_WIDE_16.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
OP_MOVE_WIDE_FROM16.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
  /dalvik/vm/mterp/armv6t2/
OP_MOVE_WIDE.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
  /dalvik/vm/mterp/x86/
OP_MOVE_WIDE.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
OP_MOVE_WIDE_16.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
OP_MOVE_WIDE_FROM16.S 3 /* NOTE: regs can overlap, e.g. "move v6,v7" or "move v7,v6" */
  /external/qemu/
arm-semi.c 139 env->regs[0] = ret;
142 switch (env->regs[0]) {
145 env->regs[0] = arm_semi_syscall_len - ret;
148 env->regs[0] = 0;
151 env->regs[0] = ret;
162 cpu_memory_rw_debug(env, env->regs[13]-64+32, (uint8_t *)&size, 4, 0);
163 env->regs[0] = be32_to_cpu(size);
192 nr = env->regs[0];
193 args = env->regs[1];
210 return env->regs[0]
    [all...]
  /dalvik/dx/tests/064-dex-array-access/
expected.txt 2 regs: 0007; ins: 0002; outs: 0000
15 regs: 0007; ins: 0002; outs: 0000
28 regs: 0007; ins: 0002; outs: 0000
41 regs: 0007; ins: 0002; outs: 0000
54 regs: 0007; ins: 0002; outs: 0000
67 regs: 0008; ins: 0002; outs: 0000
80 regs: 0007; ins: 0002; outs: 0000
93 regs: 0008; ins: 0002; outs: 0000
106 regs: 0007; ins: 0002; outs: 0000
119 regs: 0005; ins: 0001; outs: 000
    [all...]
  /cts/tools/vm-tests/src/dot/junit/format/f1/d/
T_f1_1.d 20 .limit regs 1
27 .limit regs 3
T_f1_10.d 20 .limit regs 1
27 .limit regs 3
T_f1_11.d 20 .limit regs 1
27 .limit regs 3
T_f1_12.d 20 .limit regs 1
27 .limit regs 3
T_f1_2.d 20 .limit regs 1
27 .limit regs 3
T_f1_3.d 20 .limit regs 1
27 .limit regs 3
T_f1_4.d 20 .limit regs 1
27 .limit regs 3
T_f1_5.d 20 .limit regs 1
27 .limit regs 3
T_f1_6.d 20 .limit regs 1
27 .limit regs 3
T_f1_7.d 20 .limit regs 1
27 .limit regs 3
T_f1_8.d 20 .limit regs 1
27 .limit regs 3
T_f1_9.d 20 .limit regs 1
27 .limit regs 3
  /cts/tools/vm-tests/src/dot/junit/opcodes/add_double/d/
T_add_double_1.d 21 .limit regs 1
27 .limit regs 7
T_add_double_2.d 21 .limit regs 1
27 .limit regs 7
T_add_double_3.d 21 .limit regs 1
27 .limit regs 7
T_add_double_4.d 21 .limit regs 1
27 .limit regs 7

Completed in 611 milliseconds

<<11121314151617181920>>