HomeSort by relevance Sort by last modified time
    Searched full:x10 (Results 451 - 475 of 1875) sorted by null

<<11121314151617181920>>

  /packages/inputmethods/OpenWnn/libs/libwnnDictionary/include/
njd.h 31 #define NJ_DIC_POS_EXT_SIZE 0x10
  /external/opencore/codecs_v2/audio/mp3/dec/src/asm/
pvmp3_polyphase_filter_window_arm.s 63 mov r4, #0x10
89 ldr r2,[r1,#0x10]
173 cmp r10,#0x10
180 mov r3,#0x10
198 ldr r12,[r1,#0x10]
219 mov r1,#0x10
225 add sp,sp,#0x10
pvmp3_dct_16_gcc.s 95 str lr,[sp,#0x10]
113 ldr r9,[r0,#0x10]
148 str r3,[r0,#0x10]
191 ldr r4,[sp,#0x10]
192 ldr r5,[sp,#0x10]
271 str r1,[r0,#0x10]
295 ldr r12,[r0,#0x10]
301 str r12,[r0,#0x10]
  /frameworks/base/media/libstagefright/codecs/mp3dec/src/asm/
pvmp3_polyphase_filter_window_arm.s 63 mov r4, #0x10
89 ldr r2,[r1,#0x10]
173 cmp r10,#0x10
180 mov r3,#0x10
198 ldr r12,[r1,#0x10]
219 mov r1,#0x10
225 add sp,sp,#0x10
  /bionic/libc/kernel/common/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
fd.h 110 #define FTD_MSG 0x10
220 #define FD_RAW_SPIN 0x10
if.h 26 #define IFF_POINTOPOINT 0x10
51 #define IFF_MASTER_ALB 0x10
ncp.h 78 #define RIM_TOTAL_SIZE (cpu_to_le32(0x10))
159 #define DM_CREATOR_ID (cpu_to_le32(0x10))
  /ndk/build/platforms/android-3/arch-arm/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /ndk/build/platforms/android-4/arch-arm/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /ndk/build/platforms/android-5/arch-arm/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /ndk/build/platforms/android-5/arch-x86/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /ndk/build/platforms/android-8/arch-arm/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /ndk/build/platforms/android-8/arch-x86/usr/include/linux/
pci_regs.h 22 #define PCI_COMMAND_INVALIDATE 0x10
31 #define PCI_STATUS_CAP_LIST 0x10
63 #define PCI_BASE_ADDRESS_0 0x10
178 #define PCI_CAP_ID_EXP 0x10
325 #define PCI_EXP_DEVSTA_AUXPD 0x10
338 #define PCI_EXP_RTCTL_CRSSVE 0x10
  /packages/inputmethods/OpenWnn/libs/libwnnJpnDic/
WnnJpnDic.c 24 0x00, 0x00, 0x00, 0x00, 0x01, 0x8a, 0x4e, 0x02, 0x00, 0x00, 0x02, 0x26, 0x10, 0x0e, 0x00, 0x00,
25 0x00, 0xac, 0x00, 0xbe, 0x00, 0x0b, 0x00, 0x0c, 0x00, 0x0d, 0x00, 0x0e, 0x00, 0x0f, 0x00, 0x10,
41 0x06, 0x07, 0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15,
72 0x4f, 0x80, 0x66, 0xcb, 0xa6, 0x3e, 0x0f, 0xc0, 0x46, 0xe3, 0x10, 0x00, 0x47, 0x06, 0x90, 0x80,
78 0xf2, 0x43, 0x80, 0x20, 0x0e, 0x31, 0x00, 0x20, 0x0e, 0xc1, 0x10, 0x47, 0xf0, 0x84, 0x80, 0x20,
79 0x10, 0xd1, 0x30, 0x67, 0xef, 0xc0, 0x44, 0x85, 0x00, 0x67, 0xf0, 0x80, 0x4c, 0x45, 0x40, 0x67,
87 0xaf, 0xcf, 0xc0, 0x47, 0xf5, 0x10, 0x80, 0x47, 0xf6, 0x51, 0xc0, 0x47, 0xf6, 0x92, 0x00, 0x67,
100 0xd0, 0x48, 0x02, 0xcf, 0xc0, 0x68, 0x03, 0x01, 0x7e, 0x10, 0x00, 0x68, 0x02, 0xc1, 0x82, 0xd0,
130 0x6f, 0x50, 0x00, 0x68, 0x75, 0x04, 0x5b, 0x10, 0x80, 0x48, 0x76, 0x91, 0x80, 0x48, 0x76, 0x92,
135 0x80, 0x48, 0x7f, 0x04, 0x00, 0x21, 0x2f, 0x81, 0x10, 0x68, 0x7e, 0x04, 0xbf, 0xc4, 0x80, 0x68
    [all...]
  /bionic/libc/kernel/arch-arm/asm/arch/
hardware.h 36 #define ARM_RSTCT1 (CLKGEN_REG_BASE + 0x10)
132 #define MPUI_STATUS_REG (MPUI_BASE + 0x10)
  /bootable/bootloader/legacy/arch_msm7k/
uart.c 59 uwr(0x10, UART_CR); /* reset receiver */
70 uwr(0x10, UART_CR); /* reset RX */
  /dalvik/dx/tests/031-bb-dead-code/
blort.j 79 tableswitch 0x10
96 0x10: blort
  /external/bluetooth/bluez/tools/
hcieventmask.c 106 events[6] |= 0x10; /* Remote OOB Data Request */
110 events[7] |= 0x10; /* Remote Host Supported
  /external/bluetooth/hcidump/parser/
hidp.c 44 case 0x10:
148 case 0x10:
  /external/e2fsprogs/lib/ext2fs/
dosio.h 79 #define DISK_READY 0x10
121 #define HW_BAD_CRC_ECC() ((unsigned char)_dio_hw_error == 0x10)
  /external/grub/netboot/
ni5010.c 66 #define IE_GP (ioaddr + 0x10) /* GP pointer (word register) */
68 #define IE_RCNT (ioaddr + 0x10) /* Count of bytes in rcv'd packet */
82 #define XS_SHORT 0x10 /* transmission media is shorted */
105 #define RS_RST_PKT 0x10 /* RESET packet received */
114 #define RS_CLR_RST_PKT 0x10 /* clear RESET packet received */
122 #define RM_RST_PKT 0x10 /* =1 to enable RESET packet ints */
130 #define RMD_ADD_SIZ 0x10 /* =1 5-byte addr match. normally 0 */
161 #define IS_EN_XMT 0x10 /* =1 until frame is xmt'd cplt */
  /external/kernel-headers/original/linux/
ncp.h 78 #define RIM_TOTAL_SIZE (cpu_to_le32(0x10))
167 #define DM_CREATOR_ID (cpu_to_le32(0x10))
  /external/qemu/distrib/sdl-1.2.12/src/joystick/os2/
joyos2.h 48 #define GAME_GET_STATUS 0x10
64 #define JOY_BUT1_BIT 0x10
  /external/skia/src/core/
SkFilterProc.h 24 unsigned x10, unsigned x11);
69 uint32_t x10, uint32_t x11);

Completed in 517 milliseconds

<<11121314151617181920>>