HomeSort by relevance Sort by last modified time
    Searched defs:S0 (Results 1 - 7 of 7) sorted by null

  /external/bouncycastle/src/main/java/org/bouncycastle/crypto/engines/
BlowfishEngine.java 303 private final int[] S0, S1, S2, S3; // the s-boxes
312 S0 = new int[SBOX_SK];
396 return (((S0[(x >>> 24)] + S1[(x >>> 16) & 0xff])
441 System.arraycopy(KS0, 0, S0, 0, SBOX_SK);
499 processTable(P[P_SZ - 2], P[P_SZ - 1], S0);
500 processTable(S0[SBOX_SK - 2], S0[SBOX_SK - 1], S1);
  /external/libgsm/src/
long_term.c 366 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0,
381 E = W * a; S0 += E; } else (a = lp[K])
407 if (S0 > L_max) { L_max = S0; Nc = lambda; }
532 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0,
547 E = W * a; S0 += E
573 if (S0 > L_max) { L_max = S0; Nc = lambda; }
746 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0,
761 E = W * a; S0 +=
    [all...]
  /external/chromium/base/third_party/nss/
sha512.cc 154 #define S0(x) (ROTR32(x, 2) ^ ROTR32(x,13) ^ ROTR32(x,22))
156 #define s0(x) (t1 = x, ROTR32(t1, 7) ^ ROTR32(t1,18) ^ SHR(t1, 3)) macro
206 #define INITW(t) W[t] = (s1(W[t-2]) + W[t-7] + s0(W[t-15]) + W[t-16])
289 h += S0(a) + Maj(a,b,c);
391 #undef s0 macro
393 #undef S0
535 #define S0(x) (ROTR64(x,28) ^ ROTR64(x,34) ^ ROTR64(x,39))
537 #define s0(x) (t1 = x, ROTR64(t1, 1) ^ ROTR64(t1, 8) ^ SHR(t1,7))
723 #define INITW(t) W[t] = (s1(W[t-2]) + W[t-7] + s0(W[t-15]) + W[t-16])
728 h += S0(a) + Maj(a,b,c);
    [all...]
  /frameworks/base/media/libstagefright/codecs/avc/dec/src/
pred_intra.cpp 970 int P0, Q0, R0, S0, P1, Q1, R1, P2, Q2, D;
983 S0 = x2 + x1 + 1;
994 R1 = (R0 + S0) >> 2;
999 S0 >>= 1;
1008 temp = P0 | (Q0 << 8); //[P0 Q0 R0 S0]
1011 temp |= (S0 << 24); //[Q2 D P1 Q1]
1041 int P0, Q0, R0, S0, P1, Q1, R1, P2, Q2, D;
1068 S0 = x1 + x2 + 1;
1072 R1 = (R0 + S0) >> 2;
1077 S0 >>= 1
    [all...]
  /external/webkit/JavaScriptCore/assembler/
ARMAssembler.h 46 S0 = r3,
547 dtr_dr(true, ARMRegisters::S0, ARMRegisters::S0, ARMRegisters::S0);
  /frameworks/base/media/libstagefright/codecs/avc/enc/src/
intra_est.cpp 734 int P0, Q0, R0, S0, P1, Q1, R1, P2, Q2;
1058 S0 = P_C + P_D + 1;
1064 R1 = (R0 + S0) >> 2;
1069 S0 >>= 1;
1074 temp = P0 | (Q0 << 8); //[P0 Q0 R0 S0]
1077 temp |= (S0 << 24); //[Q2 D P1 Q1]
1107 S0 = P_K + P_L + 1;
1111 R1 = (R0 + S0) >> 2;
1116 S0 >>= 1;
1123 temp |= (Q2 << 24); //[S0 R1 R0 Q1
    [all...]
  /prebuilt/common/osgi/
osgi.jar 

Completed in 217 milliseconds