HomeSort by relevance Sort by last modified time
    Searched full:interrupt (Results 1 - 25 of 759) sorted by null

1 2 3 4 5 6 7 8 91011>>

  /external/qemu/hw/
arm_pic.h 2 * Generic ARM Programmable Interrupt Controller support.
9 * Arm hardware uses a wide variety of interrupt handling hardware.
10 * This provides a generic framework for connecting interrupt sources and
19 /* The CPU is also modeled as an interrupt controller. */
  /external/qemu/
hpet.h 15 #define HPET_IE_ON _IO('h', 0x01) /* interrupt on */
16 #define HPET_IE_OFF _IO('h', 0x02) /* interrupt off */
  /prebuilt/linux-x86/toolchain/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/linux/
hpet.h 15 #define HPET_IE_ON _IO('h', 0x01) /* interrupt on */
16 #define HPET_IE_OFF _IO('h', 0x02) /* interrupt off */
  /external/netperf/
netcpu_pstatnew.c 34 interrupt. so, we can now use those to calculate CPU utilization
45 uint64_t interrupt; member in struct:cpu_time_counters
131 res[i].interrupt = (((uint64_t)psp[i].psp_interruptcycles.psc_hi << 32) +
137 res[i].interrupt);
167 "\t interrupt %llu\n",counters[instance].interrupt);
227 thing in measuring user, kernel, interrupt and idle all together
228 instead of overlapping interrupt with the others like an OS that
230 accounting for interrupt cycles, whereby the cycles do not get
231 properly accounted. The sum of user, kernel, interrupt and idl
    [all...]
netcpu_kstat10.c 48 uint64_t interrupt; member in struct:cpu_time_counters
67 "\t interrupt %llu\n",counters[instance].interrupt);
217 counters[cpu_num].interrupt = 0;
231 counters[cpu_num].interrupt += knp->value.ui64;
354 the interrupt time accounting is in parallel with the other
356 idle will also include time spent in interrupt. for netperf's
361 we could just subtract interrupt time from idle. that has the
365 mechanism, suggested by a Sun engineer is to subtract interrupt
368 with the interrupt time and use that to calculate a new idl
    [all...]
  /hardware/ti/wlan/wl1271/TWD/FirmwareApi/
public_host_int.h 38 DESCRIPTION: Contains the host interface fw interrupt structure in use.
51 Host Interrupt Register (WiLink -> Host)
54 #define ACX_INTR_WATCHDOG BIT_0 /* HW Initiated interrupt Watchdog timer expiration */
55 #define ACX_INTR_INIT_COMPLETE BIT_1 /* Init sequence is done (masked interrupt, detection through polling only ) */
69 Interrupt Trigger Register (Host -> WiLink)
75 #define INTR_TRIG_CMD BIT_0 /* Host Command Interrupt. Setting this bit masks*/
76 /* the interrupt that the host issues to inform*/
80 #define INTR_TRIG_EVENT_ACK BIT_1 /* Host Event Acknowlegde Interrupt. The host */
85 #define INTR_TRIG_TX_PROC0 BIT_2 /* OBSOLETE (automatic end-of-transaction interrupt is used instead) */
104 FW status registers (Host reads from FW upon interrupt from FW)
    [all...]
  /system/wlan/ti/wilink_6_1/TWD/FirmwareApi/
public_host_int.h 38 DESCRIPTION: Contains the host interface fw interrupt structure in use.
51 Host Interrupt Register (WiLink -> Host)
54 #define ACX_INTR_WATCHDOG BIT_0 /* HW Initiated interrupt Watchdog timer expiration */
55 #define ACX_INTR_INIT_COMPLETE BIT_1 /* Init sequence is done (masked interrupt, detection through polling only ) */
69 Interrupt Trigger Register (Host -> WiLink)
75 #define INTR_TRIG_CMD BIT_0 /* Host Command Interrupt. Setting this bit masks*/
76 /* the interrupt that the host issues to inform*/
80 #define INTR_TRIG_EVENT_ACK BIT_1 /* Host Event Acknowlegde Interrupt. The host */
85 #define INTR_TRIG_TX_PROC0 BIT_2 /* OBSOLETE (automatic end-of-transaction interrupt is used instead) */
104 FW status registers (Host reads from FW upon interrupt from FW)
    [all...]
  /hardware/broadcom/wlan/bcm4329/src/include/
bcmpcispi.h 74 uint32 spih_int_edge; /* 0x40 SPI Interrupt Edge Register (0=Level, 1=Edge) */
75 uint32 spih_int_pol; /* 0x44 SPI Interrupt Polarity Register (0=Active Low, */
77 uint32 spih_int_mask; /* 0x48 SPI Interrupt Mask */
78 uint32 spih_int_status; /* 0x4C SPI Interrupt Status */
155 uint32 INT_ACK; /* 0x1E8 32 R Interrupt Acknowledge register */
156 uint32 ICR; /* 0x1EC 32 R/W Interrupt Control register */
157 uint32 ISR; /* 0x1F0 32 R/W Interrupt Status register */
161 * PCI Core interrupt enable and status bit definitions.
165 #define PCI_INT_PROP_EN (1 << 0) /* Interrupt Propagation Enable */
166 #define PCI_WB_ERR_INT_EN (1 << 1) /* Wishbone Error Interrupt Enable *
    [all...]
bcmsdh_sdmmc.h 66 bool client_intr_enabled; /* interrupt connnected flag */
67 bool intr_handler_valid; /* client driver interrupt handler valid */
68 sdioh_cb_fn_t intr_handler; /* registered interrupt handler */
69 void *intr_handler_arg; /* argument to call interrupt handler */
97 /* OS-independent interrupt handler */
100 /* Core interrupt enable/disable of device interrupts */
113 /* Interrupt (de)registration routines */
bcmspibrcm.h 56 bool client_intr_enabled; /* interrupt connnected flag */
57 bool intr_handler_valid; /* client driver interrupt handler valid */
58 sdioh_cb_fn_t intr_handler; /* registered interrupt handler */
59 void *intr_handler_arg; /* argument to call interrupt handler */
113 /* Interrupt (de)registration routines */
117 /* OS-specific interrupt wrappers (atomic interrupt enable/disable) */
bcmsdstd.h 99 bool client_intr_enabled; /* interrupt connnected flag */
100 bool intr_handler_valid; /* client driver interrupt handler valid */
101 sdioh_cb_fn_t intr_handler; /* registered interrupt handler */
102 void *intr_handler_arg; /* argument to call interrupt handler */
145 bool got_hcint; /* local interrupt flag */
166 #define ADMA2_ATTRIBUTE_INT (1 << 2) /* Interrupt when line is done */
191 /* OS-independent interrupt handler */
194 /* Core interrupt enable/disable of device interrupts */
202 /* Wait for specified interrupt and error bits to be set */
214 /* Interrupt (de)registration routines *
    [all...]
  /bionic/libc/kernel/arch-sh/asm/
push-switch.h 16 #include <linux/interrupt.h>
  /dalvik/tests/050-sync-test/
expected.txt 30 Interrupt Test
  /external/apache-http/src/org/apache/http/impl/conn/tsccm/
WaitingThreadAborter.java 33 /** A simple class that can interrupt a {@link WaitingThread}. */
46 waitingThread.interrupt();
54 * @param waitingThread The thread to interrupt when aborting.
59 waitingThread.interrupt();
  /external/kernel-headers/original/asm-arm/arch/
omap24xx.h 13 /* interrupt controller */
  /external/kernel-headers/original/asm-arm/
irq.h 15 * Use this value to indicate lack of interrupt
smp.h 59 * Broadcast a timer interrupt to the other CPUs.
101 * Setup a local timer interrupt for a CPU.
106 * Stop a local timer interrupt.
128 * show local interrupt info
  /external/kernel-headers/original/asm-x86/
math_emu.h 10 following a device-not-present interrupt, part of it saved
hw_irq_32.h 26 * Interrupt entry/exit code at both C and assembly level
29 extern void (*interrupt[NR_IRQS])(void);
  /external/kernel-headers/original/linux/
irq.h 28 * Bits 0-16 are reserved for the IRQF_* bits in linux/interrupt.h
66 * struct irq_chip - hardware interrupt chip descriptor
69 * @startup: start up the interrupt (defaults to ->enable if NULL)
70 * @shutdown: shut down the interrupt (defaults to ->disable if NULL)
71 * @enable: enable the interrupt (defaults to chip->unmask if NULL)
72 * @disable: disable the interrupt (defaults to chip->mask if NULL)
73 * @ack: start of a new interrupt
74 * @mask: mask an interrupt source
75 * @mask_ack: ack and mask an interrupt source
76 * @unmask: unmask an interrupt sourc
    [all...]
irqreturn.h 16 * IRQ_HANDLED means that we did have a valid interrupt and handled it.
  /prebuilt/linux-x86/toolchain/i686-linux-glibc2.7-4.4.3/sysroot/usr/include/asm/
kvm.h 12 /* Architectural interrupt line count. */
26 __u8 irr; /* interrupt request register */
27 __u8 imr; /* interrupt mask register */
28 __u8 isr; /* interrupt service register */
  /dalvik/tests/033-class-init-deadlock/src/
Main.java 24 thread1.interrupt();
25 thread2.interrupt();
  /development/host/windows/usb/legacy/driver/
android_usb_interrupt_file_object.h 21 that encapsulates extension to an interrupt pipe file objects.
27 file object that represent opened interrupt pipe. Instances of this class
  /external/qemu/distrib/sdl-1.2.12/src/audio/mint/
SDL_mintaudio_mcsn.h 40 unsigned short pint; /* Interrupt at end of replay */
41 unsigned short rint; /* Interrupt at end of record */

Completed in 828 milliseconds

1 2 3 4 5 6 7 8 91011>>