HomeSort by relevance Sort by last modified time
    Searched refs:rn (Results 1 - 25 of 33) sorted by null

1 2

  /external/webkit/JavaScriptCore/assembler/
ARMv7Assembler.h 409 ? use of <Rn> as the lowest-numbered register in the register list of a 16-bit STM instruction with base
716 void add(RegisterID rd, RegisterID rn, ARMThumbImmediate imm)
718 // Rd can only be SP if Rn is also SP.
719 ASSERT((rd != ARMRegisters::sp) || (rn == ARMRegisters::sp));
721 ASSERT(rn != ARMRegisters::pc);
724 if (rn == ARMRegisters::sp) {
732 } else if (!((rd | rn) & 8)) {
734 m_formatter.oneWordOp7Reg3Reg3Reg3(OP_ADD_imm_T1, (RegisterID)imm.getUInt3(), rn, rd);
736 } else if ((rd == rn) && imm.isUInt8()) {
743 m_formatter.twoWordOp5i6Imm4Reg4EncodedImm(OP_ADD_imm_T3, rn, rd, imm)
    [all...]
ARMAssembler.h 230 void emitInst(ARMWord op, int rd, int rn, ARMWord op2)
233 m_buffer.putInt(op | RN(rn) | RD(rd) | op2);
236 void and_r(int rd, int rn, ARMWord op2, Condition cc = AL)
238 emitInst(static_cast<ARMWord>(cc) | AND, rd, rn, op2);
241 void ands_r(int rd, int rn, ARMWord op2, Condition cc = AL)
243 emitInst(static_cast<ARMWord>(cc) | AND | SET_CC, rd, rn, op2); local
246 void eor_r(int rd, int rn, ARMWord op2, Condition cc = AL)
248 emitInst(static_cast<ARMWord>(cc) | EOR, rd, rn, op2);
251 void eors_r(int rd, int rn, ARMWord op2, Condition cc = AL
253 emitInst(static_cast<ARMWord>(cc) | EOR | SET_CC, rd, rn, op2); local
263 emitInst(static_cast<ARMWord>(cc) | SUB | SET_CC, rd, rn, op2); local
273 emitInst(static_cast<ARMWord>(cc) | RSB | SET_CC, rd, rn, op2); local
283 emitInst(static_cast<ARMWord>(cc) | ADD | SET_CC, rd, rn, op2); local
293 emitInst(static_cast<ARMWord>(cc) | ADC | SET_CC, rd, rn, op2); local
303 emitInst(static_cast<ARMWord>(cc) | SBC | SET_CC, rd, rn, op2); local
313 emitInst(static_cast<ARMWord>(cc) | RSC | SET_CC, rd, rn, op2); local
318 emitInst(static_cast<ARMWord>(cc) | TST | SET_CC, 0, rn, op2); local
323 emitInst(static_cast<ARMWord>(cc) | TEQ | SET_CC, 0, rn, op2); local
328 emitInst(static_cast<ARMWord>(cc) | CMP | SET_CC, 0, rn, op2); local
338 emitInst(static_cast<ARMWord>(cc) | ORR | SET_CC, rd, rn, op2); local
372 emitInst(static_cast<ARMWord>(cc) | BIC | SET_CC, rd, rn, op2); local
457 emitInst(static_cast<ARMWord>(cc) | LDRH | HDT_UH | DT_UP | DT_PRE, rd, rn, rm); local
472 emitInst(static_cast<ARMWord>(cc) | STRH | HDT_UH | DT_UP | DT_PRE, rd, rn, rm); local
    [all...]
  /external/ipsec-tools/src/racoon/samples/roadwarrior/client/
phase1-down.sh 11 DEFAULT_GW=`netstat -rn | awk '($1 == "default"){print $2}'`
14 DEFAULT_GW=`netstat -rn | awk '($1 == "0.0.0.0"){print $2}'`
34 if=`netstat -rn|awk '($1 == "default"){print $7}'`
41 if=`netstat -rn|awk '($1 == "0.0.0.0"){print $8}'`
phase1-up.sh 10 DEFAULT_GW=`netstat -rn | awk '($1 == "default"){print $2}'`
13 DEFAULT_GW=`netstat -rn | awk '($1 == "0.0.0.0"){print $2}'`
35 if=`netstat -rn|awk '($1 == "default"){print $7}'`
42 if=`netstat -rn|awk '($1 == "0.0.0.0"){print $8}'`
  /external/v8/src/arm/
disasm-arm.cc 295 if (format[1] == 'n') { // 'rn: Rn register
585 // Rn field to encode it.
586 Format(instr, "mul'cond's 'rn, 'rm, 'rs");
589 // of registers as "Rd, Rm, Rs, Rn". But confusingly it uses the
590 // Rn field to encode the Rd register and the Rd field to encode
591 // the Rn register.
592 Format(instr, "mla'cond's 'rn, 'rm, 'rs, 'rd");
596 // when referring to the target registers. They are mapped to the Rn
599 // RdHi == Rn fiel
    [all...]
simulator-arm.cc 1102 int rn = instr->RnField(); local
1255 int rn = instr->RnField(); local
1320 int rn = instr->RnField(); local
1440 int rn = instr->RnField(); local
1681 int rn = instr->RnField(); local
1746 int rn = instr->RnField(); local
1859 int rn = instr->RnField(); local
2068 int rn = instr->RnField(); local
2087 int rn = instr->RnField(); local
    [all...]
assembler-arm.cc 269 MemOperand::MemOperand(Register rn, int32_t offset, AddrMode am) {
270 rn_ = rn;
276 MemOperand::MemOperand(Register rn, Register rm, AddrMode am) {
277 rn_ = rn;
285 MemOperand::MemOperand(Register rn, Register rm,
288 rn_ = rn;
653 Register rn,
669 CHECK(!rn.is(ip)); // rn should never be ip, or will be trashed
675 addrmod1(instr, rn, rd, Operand(ip))
    [all...]
assembler-thumb2.cc 249 MemOperand::MemOperand(Register rn, int32_t offset, AddrMode am) {
250 rn_ = rn;
256 MemOperand::MemOperand(Register rn, Register rm, AddrMode am) {
257 rn_ = rn;
265 MemOperand::MemOperand(Register rn, Register rm,
268 rn_ = rn;
633 Register rn,
649 CHECK(!rn.is(ip)); // rn should never be ip, or will be trashed
655 addrmod1(instr, rn, rd, Operand(ip))
    [all...]
assembler-arm.h 433 // [rn +/- offset] Offset/NegOffset
434 // [rn +/- offset]! PreIndex/NegPreIndex
435 // [rn], +/- offset PostIndex/NegPostIndex
438 explicit MemOperand(Register rn, int32_t offset = 0, AddrMode am = Offset);
440 // [rn +/- rm] Offset/NegOffset
441 // [rn +/- rm]! PreIndex/NegPreIndex
442 // [rn], +/- rm PostIndex/NegPostIndex
443 explicit MemOperand(Register rn, Register rm, AddrMode am = Offset);
445 // [rn +/- rm <shift_op> shift_imm] Offset/NegOffset
446 // [rn +/- rm <shift_op> shift_imm]! PreIndex/NegPreInde
    [all...]
assembler-thumb2.h 433 // [rn +/- offset] Offset/NegOffset
434 // [rn +/- offset]! PreIndex/NegPreIndex
435 // [rn], +/- offset PostIndex/NegPostIndex
438 explicit MemOperand(Register rn, int32_t offset = 0, AddrMode am = Offset);
440 // [rn +/- rm] Offset/NegOffset
441 // [rn +/- rm]! PreIndex/NegPreIndex
442 // [rn], +/- rm PostIndex/NegPostIndex
443 explicit MemOperand(Register rn, Register rm, AddrMode am = Offset);
445 // [rn +/- rm <shift_op> shift_imm] Offset/NegOffset
446 // [rn +/- rm <shift_op> shift_imm]! PreIndex/NegPreInde
    [all...]
  /external/openssl/crypto/lhash/
lhash.c 182 LHASH_NODE *nn,**rn; local
189 rn=getrn(lh,data,&hash);
191 if (*rn == NULL)
203 *rn=nn;
210 ret= (*rn)->data;
211 (*rn)->data=data;
220 LHASH_NODE *nn,**rn; local
224 rn=getrn(lh,data,&hash);
226 if (*rn == NULL)
233 nn= *rn;
251 LHASH_NODE **rn; local
    [all...]
  /sdk/emulator/qtools/
armdis.cpp 150 uint8_t rn = (insn >> 16) & 0xf; local
170 // The "mov" instruction ignores the first operand (rn).
173 sprintf(rn_str, "r%d, ", rn);
250 uint8_t rn = insn & 0xf; local
251 sprintf(ptr, "bx%s\tr%d", cond_to_str(cond), rn);
280 uint8_t rn = (insn >> 16) & 0xf; local
319 opname, cond_to_str(cond), addr_mode, rn, bang, tmp_list, carret);
332 uint8_t rn = (insn >> 16) & 0xf; local
356 opname, cond_to_str(cond), byte, rd, rn);
359 opname, cond_to_str(cond), byte, rd, rn, minus, offset, bang)
429 uint8_t rn = (insn >> 16) & 0xf; local
498 uint8_t rn = (insn >> 12) & 0xf; local
588 uint8_t rn = (insn >> 16) & 0xf; local
621 uint8_t rn = (insn >> 16) & 0xf; local
    [all...]
  /external/qemu/target-arm/
translate.c 2754 uint32_t rd, rn, rm, op, i, n, offset, delta_d, delta_m, bank_mask; local
3730 int rd, rn, rm; local
4111 int rd, rn, rm; local
5799 unsigned int cond, insn, val, op1, i, shift, rm, rs, rn, rd, sh; local
7147 uint32_t rd, rn, rm, rs; local
8175 uint32_t val, insn, op, rm, rn, rd, shift, cond; local
    [all...]
op_helper.c 47 uint32_t rn, uint32_t maxindex)
54 table = (uint64_t *)&env->vfp.regs[rn];
  /external/chromium/third_party/icu/source/i18n/
uspoof_buildwsconf.cpp 320 for (int32_t rn=0; rn<ignoreSet.getRangeCount(); rn++) {
321 UChar32 rangeStart = ignoreSet.getRangeStart(rn);
322 UChar32 rangeEnd = ignoreSet.getRangeEnd(rn);
  /external/icu4c/i18n/
uspoof_wsconf.cpp 320 for (int32_t rn=0; rn<ignoreSet.getRangeCount(); rn++) {
321 UChar32 rangeStart = ignoreSet.getRangeStart(rn);
322 UChar32 rangeEnd = ignoreSet.getRangeEnd(rn);
  /external/srec/srec_jni/
android_speech_srec_Recognizer.cpp 192 const char* rn = env->GetStringUTFChars(ruleName, 0); local
193 checkEsrError(env, SR_RecognizerSetupRule((SR_Recognizer*)recognizer, (SR_Grammar*)grammar, rn));
194 env->ReleaseStringUTFChars(ruleName, rn);
206 const char* rn = env->GetStringUTFChars(ruleName, 0); local
207 checkEsrError(env, SR_RecognizerActivateRule((SR_Recognizer*)recognizer, (SR_Grammar*)grammar, rn, weight));
208 env->ReleaseStringUTFChars(ruleName, rn);
213 const char* rn = env->GetStringUTFChars(ruleName, 0); local
214 checkEsrError(env, SR_RecognizerDeactivateRule((SR_Recognizer*)recognizer, (SR_Grammar*)grammar, rn));
215 env->ReleaseStringUTFChars(ruleName, rn);
226 const char* rn = env->GetStringUTFChars(ruleName, 0) local
    [all...]
  /external/ipsec-tools/src/racoon/
eaytest.c 990 vchar_t *rn; local
994 rn = eay_set_random((u_int32_t)96);
995 PVDUMP(rn);
996 vfree(rn);
  /cts/tools/dasm/src/dasm/
DAsm.java 713 int rn = regs.length; local
714 if (rn == 0 || rn > 5)
717 int reg_num[] = new int[rn];
719 reg_spec_list = new RegisterSpecList(rn);
721 for (int i = 0; i < rn; i++) {
    [all...]
  /external/bluetooth/bluez/lib/
hci.c 1109 evt_remote_name_req_complete *rn; local
1181 rn = (void *) ptr;
1184 if (bacmp(&rn->bdaddr, &cp->bdaddr))
1333 evt_remote_name_req_complete rn; local
1348 rq.rparam = &rn;
1354 if (rn.status) {
1359 rn.name[247] = '\0';
1360 strncpy(name, (char *) rn.name, len);
    [all...]
  /dalvik/vm/compiler/codegen/arm/
Assemble.c 2348 int rn = (insn >> 16) & 0xF; local
2516 int rn = (insn >> 3) & 0x7; local
    [all...]
  /external/v8/benchmarks/
regexp.js 283 var str12 = 'uggc://tbbtyrnqf.t.qbhoyrpyvpx.arg/cntrnq/nqf?pyvrag=pn-svz_zlfcnpr_zlfcnpr-ubzrcntr_wf&qg=1231363514065&uy=ra&nqfnsr=uvtu&br=hgs8&ahz_nqf=4&bhgchg=wf&nqgrfg=bss&pbeeryngbe=1231363514065&punaary=svz_zlfcnpr_ubzrcntr_abgybttrqva%2Psvz_zlfcnpr_aba_HTP%2Psvz_zlfcnpr_havgrq-fgngrf&hey=uggc%3N%2S%2Subzr.zlfcnpr.pbz%2Svaqrk.psz&nq_glcr=grkg&rvq=6083027&rn=0&sez=0&tn_ivq=1326469221.1231363557&tn_fvq=1231363557&tn_uvq=1114636509&synfu=9.0.115&h_u=768&h_j=1024&h_nu=738&h_nj=1024&h_pq=24&h_gm=-480&h_uvf=2&h_wnin=gehr&h_acyht=7&h_azvzr=22';
289 var str17 = 'uggc://tbbtyrnqf.t.qbhoyrpyvpx.arg/cntrnq/nqf?pyvrag=pn-svz_zlfcnpr_zlfcnpr-ubzrcntr_wf&qg=1231363621014&uy=ra&nqfnsr=uvtu&br=hgs8&ahz_nqf=4&bhgchg=wf&nqgrfg=bss&pbeeryngbe=1231363621014&punaary=svz_zlfcnpr_ubzrcntr_abgybttrqva%2Psvz_zlfcnpr_aba_HTP%2Psvz_zlfcnpr_havgrq-fgngrf&hey=uggc%3N%2S%2Scebsvyr.zlfcnpr.pbz%2Svaqrk.psz&nq_glcr=grkg&rvq=6083027&rn=0&sez=0&tn_ivq=348699119.1231363624&tn_fvq=1231363624&tn_uvq=895511034&synfu=9.0.115&h_u=768&h_j=1024&h_nu=738&h_nj=1024&h_pq=24&h_gm=-480&h_uvf=2&h_wnin=gehr&h_acyht=7&h_azvzr=22';
    [all...]
  /external/webkit/SunSpider/tests/v8-v4/
v8-regexp.js 279 var str12 = 'uggc://tbbtyrnqf.t.qbhoyrpyvpx.arg/cntrnq/nqf?pyvrag=pn-svz_zlfcnpr_zlfcnpr-ubzrcntr_wf&qg=1231363514065&uy=ra&nqfnsr=uvtu&br=hgs8&ahz_nqf=4&bhgchg=wf&nqgrfg=bss&pbeeryngbe=1231363514065&punaary=svz_zlfcnpr_ubzrcntr_abgybttrqva%2Psvz_zlfcnpr_aba_HTP%2Psvz_zlfcnpr_havgrq-fgngrf&hey=uggc%3N%2S%2Subzr.zlfcnpr.pbz%2Svaqrk.psz&nq_glcr=grkg&rvq=6083027&rn=0&sez=0&tn_ivq=1326469221.1231363557&tn_fvq=1231363557&tn_uvq=1114636509&synfu=9.0.115&h_u=768&h_j=1024&h_nu=738&h_nj=1024&h_pq=24&h_gm=-480&h_uvf=2&h_wnin=gehr&h_acyht=7&h_azvzr=22';
285 var str17 = 'uggc://tbbtyrnqf.t.qbhoyrpyvpx.arg/cntrnq/nqf?pyvrag=pn-svz_zlfcnpr_zlfcnpr-ubzrcntr_wf&qg=1231363621014&uy=ra&nqfnsr=uvtu&br=hgs8&ahz_nqf=4&bhgchg=wf&nqgrfg=bss&pbeeryngbe=1231363621014&punaary=svz_zlfcnpr_ubzrcntr_abgybttrqva%2Psvz_zlfcnpr_aba_HTP%2Psvz_zlfcnpr_havgrq-fgngrf&hey=uggc%3N%2S%2Scebsvyr.zlfcnpr.pbz%2Svaqrk.psz&nq_glcr=grkg&rvq=6083027&rn=0&sez=0&tn_ivq=348699119.1231363624&tn_fvq=1231363624&tn_uvq=895511034&synfu=9.0.115&h_u=768&h_j=1024&h_nu=738&h_nj=1024&h_pq=24&h_gm=-480&h_uvf=2&h_wnin=gehr&h_acyht=7&h_azvzr=22';
    [all...]
  /external/bluetooth/glib/tests/
testglib.c 673 const gchar *un, *rn, *hn; local
687 rn = g_get_real_name();
693 g_print ("real: %s\n", rn);
    [all...]
  /external/v8/src/mips/
assembler-mips.h 261 explicit MemOperand(Register rn, int16_t offset = 0);

Completed in 428 milliseconds

1 2